mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-21 16:29:59 +00:00
perf/x86/intel/uncore: Add filter support for IvyBridge-EP QPI boxes
The encoding for filter registers of IvyBridge-EP uncore QPI boxes is completely the same as SandyBridge-EP. Signed-off-by: Yan, Zheng <zheng.z.yan@intel.com> Signed-off-by: Peter Zijlstra <peterz@infradead.org> Cc: eranian@google.com Cc: "Yan Zheng" <zheng.z.yan@intel.com> Link: http://lkml.kernel.org/r/1383197815-17706-1-git-send-email-zheng.z.yan@intel.com Signed-off-by: Ingo Molnar <mingo@kernel.org>
This commit is contained in:
parent
c7e548b45c
commit
d1e8f4a836
1 changed files with 51 additions and 10 deletions
|
@ -1099,6 +1099,24 @@ static struct attribute *ivt_uncore_qpi_formats_attr[] = {
|
|||
&format_attr_umask.attr,
|
||||
&format_attr_edge.attr,
|
||||
&format_attr_thresh8.attr,
|
||||
&format_attr_match_rds.attr,
|
||||
&format_attr_match_rnid30.attr,
|
||||
&format_attr_match_rnid4.attr,
|
||||
&format_attr_match_dnid.attr,
|
||||
&format_attr_match_mc.attr,
|
||||
&format_attr_match_opc.attr,
|
||||
&format_attr_match_vnw.attr,
|
||||
&format_attr_match0.attr,
|
||||
&format_attr_match1.attr,
|
||||
&format_attr_mask_rds.attr,
|
||||
&format_attr_mask_rnid30.attr,
|
||||
&format_attr_mask_rnid4.attr,
|
||||
&format_attr_mask_dnid.attr,
|
||||
&format_attr_mask_mc.attr,
|
||||
&format_attr_mask_opc.attr,
|
||||
&format_attr_mask_vnw.attr,
|
||||
&format_attr_mask0.attr,
|
||||
&format_attr_mask1.attr,
|
||||
NULL,
|
||||
};
|
||||
|
||||
|
@ -1312,17 +1330,30 @@ static struct intel_uncore_type ivt_uncore_imc = {
|
|||
IVT_UNCORE_PCI_COMMON_INIT(),
|
||||
};
|
||||
|
||||
static struct intel_uncore_ops ivt_uncore_qpi_ops = {
|
||||
.init_box = ivt_uncore_pci_init_box,
|
||||
.disable_box = snbep_uncore_pci_disable_box,
|
||||
.enable_box = snbep_uncore_pci_enable_box,
|
||||
.disable_event = snbep_uncore_pci_disable_event,
|
||||
.enable_event = snbep_qpi_enable_event,
|
||||
.read_counter = snbep_uncore_pci_read_counter,
|
||||
.hw_config = snbep_qpi_hw_config,
|
||||
.get_constraint = uncore_get_constraint,
|
||||
.put_constraint = uncore_put_constraint,
|
||||
};
|
||||
|
||||
static struct intel_uncore_type ivt_uncore_qpi = {
|
||||
.name = "qpi",
|
||||
.num_counters = 4,
|
||||
.num_boxes = 3,
|
||||
.perf_ctr_bits = 48,
|
||||
.perf_ctr = SNBEP_PCI_PMON_CTR0,
|
||||
.event_ctl = SNBEP_PCI_PMON_CTL0,
|
||||
.event_mask = IVT_QPI_PCI_PMON_RAW_EVENT_MASK,
|
||||
.box_ctl = SNBEP_PCI_PMON_BOX_CTL,
|
||||
.ops = &ivt_uncore_pci_ops,
|
||||
.format_group = &ivt_uncore_qpi_format_group,
|
||||
.name = "qpi",
|
||||
.num_counters = 4,
|
||||
.num_boxes = 3,
|
||||
.perf_ctr_bits = 48,
|
||||
.perf_ctr = SNBEP_PCI_PMON_CTR0,
|
||||
.event_ctl = SNBEP_PCI_PMON_CTL0,
|
||||
.event_mask = IVT_QPI_PCI_PMON_RAW_EVENT_MASK,
|
||||
.box_ctl = SNBEP_PCI_PMON_BOX_CTL,
|
||||
.num_shared_regs = 1,
|
||||
.ops = &ivt_uncore_qpi_ops,
|
||||
.format_group = &ivt_uncore_qpi_format_group,
|
||||
};
|
||||
|
||||
static struct intel_uncore_type ivt_uncore_r2pcie = {
|
||||
|
@ -1429,6 +1460,16 @@ static DEFINE_PCI_DEVICE_TABLE(ivt_uncore_pci_ids) = {
|
|||
PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0xe3e),
|
||||
.driver_data = UNCORE_PCI_DEV_DATA(IVT_PCI_UNCORE_R3QPI, 2),
|
||||
},
|
||||
{ /* QPI Port 0 filter */
|
||||
PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0xe86),
|
||||
.driver_data = UNCORE_PCI_DEV_DATA(UNCORE_EXTRA_PCI_DEV,
|
||||
SNBEP_PCI_QPI_PORT0_FILTER),
|
||||
},
|
||||
{ /* QPI Port 0 filter */
|
||||
PCI_DEVICE(PCI_VENDOR_ID_INTEL, 0xe96),
|
||||
.driver_data = UNCORE_PCI_DEV_DATA(UNCORE_EXTRA_PCI_DEV,
|
||||
SNBEP_PCI_QPI_PORT1_FILTER),
|
||||
},
|
||||
{ /* end: all zeroes */ }
|
||||
};
|
||||
|
||||
|
|
Loading…
Reference in a new issue