mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-29 05:44:11 +00:00
Microchip AT91 device tree updates for v6.9
It contains: - use DMA for DBGU of at91sam9x5ek.dtsi and USART3 of at91sam9g25-gardena-smart-gateway.dts - the new SAMA7G54 Curiosity board - cleanups -----BEGIN PGP SIGNATURE----- iHUEABYIAB0WIQTsZ8eserC1pmhwqDmejrg/N2X7/QUCZdzYNwAKCRCejrg/N2X7 /SUvAP0ZzfQrUHYKMFZdU7lURoEfXeViXYUe+Lt0AMk/9JNEtgEA56z+MxKBj7s/ SF/606oWinPTxmfzjfVqMe0PRc5QIgw= =Hq32 -----END PGP SIGNATURE----- gpgsig -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEiK/NIGsWEZVxh/FrYKtH/8kJUicFAmXhzoMACgkQYKtH/8kJ UiddSg//dmFik2j/1sjoNjdfcFDxbwYBzIrPUI0N99RjtCmHs1cSSI0UPoa5GIG2 xyTYS0ZieN2yxt35rN6y/y+pcuziRerWdjtifjy6HVSuzp/qf1chmRerqgrMjWqe BDqFxbf8bLM3lHlK04mRgFYuHds0a/popuwxZkAmAFFHg23ri5IRjebM5v7P8IL7 CsXp49mFNYkpPOZ0d2ClS4AIvDFH8IA4nOyP+lOgN6aga2N3kilnZ3o9MG3iJRFl AiNrvxzyzWlyMeDEAnieKpGoEasE4hsxDYFcgVvXri+xjHDR9jB8bbKJ+Sxvvsfo xBDHJwa/SBIMKjy+fYTEIdGh6dpRr0QgHUcxh/DFHjuVksHWuyIR2aGkf4f78Lxq gdwNqRYlPTIJbm2d50MU12MXX28K9o+WNxNfS0qd6mMm1iCHFInoneRpEEp/Yg9H 4vY2Vhq6R7eiW9KzaXKbrBrAvs66IxhnXfGTdmemrJh96EL0eN3KeI08kphcHF16 BdcKabOLjNg/qQU7Salpe6Es3K6QlOFcouo66RmgnYYn3INb52gbSlJVrh1/M8MF nGXr3ONvSTD8wtRv/rmZZqCQBeNu+QR6VYL5ZuBefLVKCn+5AMtT63OlhhT2GJ4G TwgqMpUs03qBEiUiPHmnAiHXbL4hrc3t/ivnaHxesnPKtv7fkik= =+mcN -----END PGP SIGNATURE----- Merge tag 'at91-dt-6.9' of https://git.kernel.org/pub/scm/linux/kernel/git/at91/linux into soc/dt Microchip AT91 device tree updates for v6.9 It contains: - use DMA for DBGU of at91sam9x5ek.dtsi and USART3 of at91sam9g25-gardena-smart-gateway.dts - the new SAMA7G54 Curiosity board - cleanups * tag 'at91-dt-6.9' of https://git.kernel.org/pub/scm/linux/kernel/git/at91/linux: ARM: dts: microchip: sama7g5: add sama7g5 compatible ARM: dts: microchip: sam9x60: align dmas to the opening '<' ARM: dts: microchip: sama7g5: align dmas to the opening '<' ARM: dts: microchip: sama7g54_curiosity: Add initial device tree of the board ARM: dts: microchip: sama7g5: Add flexcom 10 node dt-bindings: ARM: at91: Document Microchip SAMA7G54 Curiosity ARM: dts: microchip: gardena-smart-gateway: Use DMA for USART3 ARM: dts: microchip: at91sam9x5ek: Use DMA for DBGU serial port Link: https://lore.kernel.org/r/20240226183635.1964704-1-claudiu.beznea@tuxon.dev Signed-off-by: Arnd Bergmann <arnd@arndb.de>
This commit is contained in:
commit
d474a94e2c
7 changed files with 566 additions and 48 deletions
|
@ -179,6 +179,12 @@ properties:
|
|||
- const: microchip,sama7g5
|
||||
- const: microchip,sama7
|
||||
|
||||
- description: Microchip SAMA7G54 Curiosity Board
|
||||
items:
|
||||
- const: microchip,sama7g54-curiosity
|
||||
- const: microchip,sama7g5
|
||||
- const: microchip,sama7
|
||||
|
||||
- description: Microchip LAN9662 Evaluation Boards.
|
||||
items:
|
||||
- enum:
|
||||
|
|
|
@ -11,6 +11,7 @@ DTC_FLAGS_at91-sama5d2_xplained := -@
|
|||
DTC_FLAGS_at91-sama5d3_eds := -@
|
||||
DTC_FLAGS_at91-sama5d3_xplained := -@
|
||||
DTC_FLAGS_at91-sama5d4_xplained := -@
|
||||
DTC_FLAGS_at91-sama7g54_curiosity := -@
|
||||
DTC_FLAGS_at91-sama7g5ek := -@
|
||||
dtb-$(CONFIG_SOC_AT91RM9200) += \
|
||||
at91rm9200ek.dtb \
|
||||
|
@ -87,6 +88,7 @@ dtb-$(CONFIG_SOC_SAM_V7) += \
|
|||
at91-sama5d4ek.dtb \
|
||||
at91-vinco.dtb
|
||||
dtb-$(CONFIG_SOC_SAMA7G5) += \
|
||||
at91-sama7g54_curiosity.dtb \
|
||||
at91-sama7g5ek.dtb
|
||||
|
||||
dtb-$(CONFIG_SOC_LAN966) += \
|
||||
|
|
482
arch/arm/boot/dts/microchip/at91-sama7g54_curiosity.dts
Normal file
482
arch/arm/boot/dts/microchip/at91-sama7g54_curiosity.dts
Normal file
|
@ -0,0 +1,482 @@
|
|||
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
|
||||
/*
|
||||
* at91-sama7g54_curiosity.dts - Device Tree file for SAMA7G54 Curiosity Board
|
||||
*
|
||||
* Copyright (C) 2024 Microchip Technology Inc. and its subsidiaries
|
||||
*
|
||||
* Author: Mihai Sain <mihai.sain@microchip.com>
|
||||
*
|
||||
*/
|
||||
/dts-v1/;
|
||||
#include "sama7g5-pinfunc.h"
|
||||
#include "sama7g5.dtsi"
|
||||
#include <dt-bindings/input/input.h>
|
||||
#include <dt-bindings/leds/common.h>
|
||||
#include <dt-bindings/mfd/atmel-flexcom.h>
|
||||
#include <dt-bindings/pinctrl/at91.h>
|
||||
|
||||
/ {
|
||||
model = "Microchip SAMA7G54 Curiosity";
|
||||
compatible = "microchip,sama7g54-curiosity", "microchip,sama7g5", "microchip,sama7";
|
||||
|
||||
aliases {
|
||||
serial0 = &uart3;
|
||||
i2c0 = &i2c10;
|
||||
};
|
||||
|
||||
chosen {
|
||||
stdout-path = "serial0:115200n8";
|
||||
};
|
||||
|
||||
gpio-keys {
|
||||
compatible = "gpio-keys";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_key_gpio_default>;
|
||||
|
||||
button-user {
|
||||
label = "user-button";
|
||||
gpios = <&pioA PIN_PD19 GPIO_ACTIVE_LOW>;
|
||||
linux,code = <KEY_PROG1>;
|
||||
wakeup-source;
|
||||
};
|
||||
};
|
||||
|
||||
leds {
|
||||
compatible = "gpio-leds";
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_led_gpio_default>;
|
||||
|
||||
led-red {
|
||||
color = <LED_COLOR_ID_RED>;
|
||||
function = LED_FUNCTION_POWER;
|
||||
gpios = <&pioA PIN_PD13 GPIO_ACTIVE_HIGH>;
|
||||
default-state = "off";
|
||||
};
|
||||
|
||||
led-green {
|
||||
color = <LED_COLOR_ID_GREEN>;
|
||||
function = LED_FUNCTION_BOOT;
|
||||
gpios = <&pioA PIN_PD14 GPIO_ACTIVE_HIGH>;
|
||||
default-state = "off";
|
||||
};
|
||||
|
||||
led-blue {
|
||||
color = <LED_COLOR_ID_BLUE>;
|
||||
function = LED_FUNCTION_CPU;
|
||||
gpios = <&pioA PIN_PB15 GPIO_ACTIVE_HIGH>;
|
||||
linux,default-trigger = "heartbeat";
|
||||
};
|
||||
};
|
||||
|
||||
memory@60000000 {
|
||||
device_type = "memory";
|
||||
reg = <0x60000000 0x10000000>; /* 256 MiB DDR3L-1066 16-bit */
|
||||
};
|
||||
};
|
||||
|
||||
&adc {
|
||||
vddana-supply = <&vddout25>;
|
||||
vref-supply = <&vddout25>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_mikrobus1_an_default &pinctrl_mikrobus2_an_default>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&cpu0 {
|
||||
cpu-supply = <&vddcpu>;
|
||||
};
|
||||
|
||||
&dma0 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&dma1 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&dma2 {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&ebi {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_nand_default>;
|
||||
status = "okay";
|
||||
|
||||
nand_controller: nand-controller {
|
||||
status = "okay";
|
||||
|
||||
nand@3 {
|
||||
reg = <0x3 0x0 0x800000>;
|
||||
atmel,rb = <0>;
|
||||
nand-bus-width = <8>;
|
||||
nand-ecc-mode = "hw";
|
||||
nand-ecc-strength = <8>;
|
||||
nand-ecc-step-size = <512>;
|
||||
nand-on-flash-bbt;
|
||||
label = "nand";
|
||||
|
||||
partitions {
|
||||
compatible = "fixed-partitions";
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
|
||||
at91bootstrap@0 {
|
||||
label = "nand: at91bootstrap";
|
||||
reg = <0x0 0x40000>;
|
||||
};
|
||||
|
||||
bootloader@40000 {
|
||||
label = "nand: u-boot";
|
||||
reg = <0x40000 0x100000>;
|
||||
};
|
||||
|
||||
bootloaderenv@140000 {
|
||||
label = "nand: u-boot env";
|
||||
reg = <0x140000 0x40000>;
|
||||
};
|
||||
|
||||
dtb@180000 {
|
||||
label = "nand: device tree";
|
||||
reg = <0x180000 0x80000>;
|
||||
};
|
||||
|
||||
kernel@200000 {
|
||||
label = "nand: kernel";
|
||||
reg = <0x200000 0x600000>;
|
||||
};
|
||||
|
||||
rootfs@800000 {
|
||||
label = "nand: rootfs";
|
||||
reg = <0x800000 0x1f800000>;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&flx3 {
|
||||
atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_USART>;
|
||||
status = "okay";
|
||||
|
||||
uart3: serial@200 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_flx3_default>;
|
||||
status = "okay";
|
||||
};
|
||||
};
|
||||
|
||||
&flx10 {
|
||||
atmel,flexcom-mode = <ATMEL_FLEXCOM_MODE_TWI>;
|
||||
status = "okay";
|
||||
|
||||
i2c10: i2c@600 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_flx10_default>;
|
||||
i2c-analog-filter;
|
||||
i2c-digital-filter;
|
||||
i2c-digital-filter-width-ns = <35>;
|
||||
status = "okay";
|
||||
|
||||
eeprom@51 {
|
||||
compatible = "atmel,24c02";
|
||||
reg = <0x51>;
|
||||
pagesize = <16>;
|
||||
size = <256>;
|
||||
vcc-supply = <&vdd_3v3>;
|
||||
};
|
||||
|
||||
pmic@5b {
|
||||
compatible = "microchip,mcp16502";
|
||||
reg = <0x5b>;
|
||||
|
||||
regulators {
|
||||
vdd_3v3: VDD_IO {
|
||||
regulator-name = "VDD_IO";
|
||||
regulator-min-microvolt = <3300000>;
|
||||
regulator-max-microvolt = <3300000>;
|
||||
regulator-initial-mode = <2>;
|
||||
regulator-allowed-modes = <2>, <4>;
|
||||
regulator-always-on;
|
||||
|
||||
regulator-state-standby {
|
||||
regulator-on-in-suspend;
|
||||
regulator-suspend-microvolt = <3300000>;
|
||||
regulator-mode = <4>;
|
||||
};
|
||||
|
||||
regulator-state-mem {
|
||||
regulator-off-in-suspend;
|
||||
regulator-mode = <4>;
|
||||
};
|
||||
};
|
||||
|
||||
vddioddr: VDD_DDR {
|
||||
regulator-name = "VDD_DDR";
|
||||
regulator-min-microvolt = <1350000>;
|
||||
regulator-max-microvolt = <1350000>;
|
||||
regulator-initial-mode = <2>;
|
||||
regulator-allowed-modes = <2>, <4>;
|
||||
regulator-always-on;
|
||||
|
||||
regulator-state-standby {
|
||||
regulator-on-in-suspend;
|
||||
regulator-suspend-microvolt = <1350000>;
|
||||
regulator-mode = <4>;
|
||||
};
|
||||
|
||||
regulator-state-mem {
|
||||
regulator-on-in-suspend;
|
||||
regulator-suspend-microvolt = <1350000>;
|
||||
regulator-mode = <4>;
|
||||
};
|
||||
};
|
||||
|
||||
vddcore: VDD_CORE {
|
||||
regulator-name = "VDD_CORE";
|
||||
regulator-min-microvolt = <1150000>;
|
||||
regulator-max-microvolt = <1150000>;
|
||||
regulator-initial-mode = <2>;
|
||||
regulator-allowed-modes = <2>, <4>;
|
||||
regulator-always-on;
|
||||
|
||||
regulator-state-standby {
|
||||
regulator-on-in-suspend;
|
||||
regulator-suspend-voltage = <1150000>;
|
||||
regulator-mode = <4>;
|
||||
};
|
||||
|
||||
regulator-state-mem {
|
||||
regulator-off-in-suspend;
|
||||
regulator-mode = <4>;
|
||||
};
|
||||
};
|
||||
|
||||
vddcpu: VDD_OTHER {
|
||||
regulator-name = "VDD_OTHER";
|
||||
regulator-min-microvolt = <1050000>;
|
||||
regulator-max-microvolt = <1250000>;
|
||||
regulator-initial-mode = <2>;
|
||||
regulator-allowed-modes = <2>, <4>;
|
||||
regulator-ramp-delay = <3125>;
|
||||
regulator-always-on;
|
||||
|
||||
regulator-state-standby {
|
||||
regulator-on-in-suspend;
|
||||
regulator-suspend-voltage = <1050000>;
|
||||
regulator-mode = <4>;
|
||||
};
|
||||
|
||||
regulator-state-mem {
|
||||
regulator-off-in-suspend;
|
||||
regulator-mode = <4>;
|
||||
};
|
||||
};
|
||||
|
||||
vldo1: LDO1 {
|
||||
regulator-name = "LDO1";
|
||||
regulator-min-microvolt = <1800000>;
|
||||
regulator-max-microvolt = <1800000>;
|
||||
regulator-always-on;
|
||||
|
||||
regulator-state-standby {
|
||||
regulator-suspend-voltage = <1800000>;
|
||||
regulator-on-in-suspend;
|
||||
};
|
||||
|
||||
regulator-state-mem {
|
||||
regulator-off-in-suspend;
|
||||
};
|
||||
};
|
||||
|
||||
vldo2: LDO2 {
|
||||
regulator-name = "LDO2";
|
||||
regulator-min-microvolt = <3300000>;
|
||||
regulator-max-microvolt = <3300000>;
|
||||
regulator-always-on;
|
||||
|
||||
regulator-state-standby {
|
||||
regulator-suspend-voltage = <3300000>;
|
||||
regulator-on-in-suspend;
|
||||
};
|
||||
|
||||
regulator-state-mem {
|
||||
regulator-off-in-suspend;
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
};
|
||||
|
||||
&main_xtal {
|
||||
clock-frequency = <24000000>;
|
||||
};
|
||||
|
||||
&qspi1 {
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_qspi1_default>;
|
||||
status = "okay";
|
||||
|
||||
flash@0 {
|
||||
compatible = "jedec,spi-nor";
|
||||
reg = <0x0>;
|
||||
spi-max-frequency = <100000000>;
|
||||
spi-tx-bus-width = <4>;
|
||||
spi-rx-bus-width = <4>;
|
||||
m25p,fast-read;
|
||||
};
|
||||
};
|
||||
|
||||
&pioA {
|
||||
pinctrl_flx3_default: flx3-default {
|
||||
pinmux = <PIN_PD16__FLEXCOM3_IO0>,
|
||||
<PIN_PD17__FLEXCOM3_IO1>;
|
||||
bias-pull-up;
|
||||
};
|
||||
|
||||
pinctrl_flx10_default: flx10-default {
|
||||
pinmux = <PIN_PC30__FLEXCOM10_IO0>,
|
||||
<PIN_PC31__FLEXCOM10_IO1>;
|
||||
bias-pull-up;
|
||||
};
|
||||
|
||||
pinctrl_key_gpio_default: key-gpio-default {
|
||||
pinmux = <PIN_PD19__GPIO>;
|
||||
bias-pull-up;
|
||||
};
|
||||
|
||||
pinctrl_led_gpio_default: led-gpio-default {
|
||||
pinmux = <PIN_PD13__GPIO>,
|
||||
<PIN_PD14__GPIO>,
|
||||
<PIN_PB15__GPIO>;
|
||||
bias-pull-up;
|
||||
};
|
||||
|
||||
pinctrl_mikrobus1_an_default: mikrobus1-an-default {
|
||||
pinmux = <PIN_PC15__GPIO>;
|
||||
bias-disable;
|
||||
};
|
||||
|
||||
pinctrl_mikrobus2_an_default: mikrobus2-an-default {
|
||||
pinmux = <PIN_PC13__GPIO>;
|
||||
bias-disable;
|
||||
};
|
||||
|
||||
pinctrl_nand_default: nand-default {
|
||||
pinmux = <PIN_PD9__D0>,
|
||||
<PIN_PD10__D1>,
|
||||
<PIN_PD11__D2>,
|
||||
<PIN_PC21__D3>,
|
||||
<PIN_PC22__D4>,
|
||||
<PIN_PC23__D5>,
|
||||
<PIN_PC24__D6>,
|
||||
<PIN_PD2__D7>,
|
||||
<PIN_PD3__NANDRDY>,
|
||||
<PIN_PD4__NCS3_NANDCS>,
|
||||
<PIN_PD5__NWE_NWR0_NANDWE>,
|
||||
<PIN_PD6__NRD_NANDOE>,
|
||||
<PIN_PD7__A21_NANDALE>,
|
||||
<PIN_PD8__A22_NANDCLE>;
|
||||
bias-disable;
|
||||
slew-rate = <0>;
|
||||
};
|
||||
|
||||
pinctrl_qspi1_default: qspi1-default {
|
||||
pinmux = <PIN_PB22__QSPI1_IO3>,
|
||||
<PIN_PB23__QSPI1_IO2>,
|
||||
<PIN_PB24__QSPI1_IO1>,
|
||||
<PIN_PB25__QSPI1_IO0>,
|
||||
<PIN_PB26__QSPI1_CS>,
|
||||
<PIN_PB27__QSPI1_SCK>;
|
||||
bias-pull-up;
|
||||
slew-rate = <0>;
|
||||
};
|
||||
|
||||
pinctrl_sdmmc0_default: sdmmc0-default {
|
||||
pinmux = <PIN_PA0__SDMMC0_CK>,
|
||||
<PIN_PA1__SDMMC0_CMD>,
|
||||
<PIN_PA2__SDMMC0_RSTN>,
|
||||
<PIN_PA3__SDMMC0_DAT0>,
|
||||
<PIN_PA4__SDMMC0_DAT1>,
|
||||
<PIN_PA5__SDMMC0_DAT2>,
|
||||
<PIN_PA6__SDMMC0_DAT3>;
|
||||
bias-pull-up;
|
||||
slew-rate = <0>;
|
||||
};
|
||||
|
||||
pinctrl_sdmmc1_default: sdmmc1-default {
|
||||
pinmux = <PIN_PB29__SDMMC1_CMD>,
|
||||
<PIN_PB30__SDMMC1_CK>,
|
||||
<PIN_PB31__SDMMC1_DAT0>,
|
||||
<PIN_PC0__SDMMC1_DAT1>,
|
||||
<PIN_PC1__SDMMC1_DAT2>,
|
||||
<PIN_PC2__SDMMC1_DAT3>,
|
||||
<PIN_PC4__SDMMC1_CD>;
|
||||
bias-pull-up;
|
||||
slew-rate = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
&rtt {
|
||||
atmel,rtt-rtc-time-reg = <&gpbr 0x0>;
|
||||
};
|
||||
|
||||
/* M.2 slot for wireless card */
|
||||
&sdmmc0 {
|
||||
bus-width = <4>;
|
||||
cd-gpios = <&pioA 31 GPIO_ACTIVE_LOW>;
|
||||
disable-wp;
|
||||
sdhci-caps-mask = <0x0 0x00200000>;
|
||||
vmmc-supply = <&vdd_3v3>;
|
||||
vqmmc-supply = <&vdd_3v3>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_sdmmc0_default>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
/* micro SD socket */
|
||||
&sdmmc1 {
|
||||
bus-width = <4>;
|
||||
disable-wp;
|
||||
sdhci-caps-mask = <0x0 0x00200000>;
|
||||
vmmc-supply = <&vdd_3v3>;
|
||||
vqmmc-supply = <&vdd_3v3>;
|
||||
pinctrl-names = "default";
|
||||
pinctrl-0 = <&pinctrl_sdmmc1_default>;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&slow_xtal {
|
||||
clock-frequency = <32768>;
|
||||
};
|
||||
|
||||
&shdwc {
|
||||
debounce-delay-us = <976>;
|
||||
status = "okay";
|
||||
|
||||
input@0 {
|
||||
reg = <0>;
|
||||
};
|
||||
};
|
||||
|
||||
&tcb0 {
|
||||
timer0: timer@0 {
|
||||
compatible = "atmel,tcb-timer";
|
||||
reg = <0>;
|
||||
};
|
||||
|
||||
timer1: timer@1 {
|
||||
compatible = "atmel,tcb-timer";
|
||||
reg = <1>;
|
||||
};
|
||||
};
|
||||
|
||||
&trng {
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
&vddout25 {
|
||||
vin-supply = <&vdd_3v3>;
|
||||
status = "okay";
|
||||
};
|
|
@ -121,6 +121,8 @@ &usart2 {
|
|||
};
|
||||
|
||||
&usart3 {
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
status = "okay";
|
||||
|
||||
pinctrl-0 = <&pinctrl_usart3
|
||||
|
|
|
@ -39,6 +39,8 @@ &adc0 {
|
|||
};
|
||||
|
||||
&dbgu {
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
status = "okay";
|
||||
};
|
||||
|
||||
|
|
|
@ -179,7 +179,7 @@ uart4: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(8))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(9))>;
|
||||
|
@ -202,7 +202,7 @@ spi4: spi@400 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(8))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(9))>;
|
||||
|
@ -220,7 +220,7 @@ i2c4: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(8))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(9))>;
|
||||
|
@ -248,7 +248,7 @@ uart5: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(10))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(11))>;
|
||||
|
@ -271,7 +271,7 @@ spi5: spi@400 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(10))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(11))>;
|
||||
|
@ -289,7 +289,7 @@ i2c5: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(10))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(11))>;
|
||||
|
@ -377,7 +377,7 @@ uart11: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(22))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(23))>;
|
||||
|
@ -399,7 +399,7 @@ i2c11: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(22))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(23))>;
|
||||
|
@ -426,7 +426,7 @@ uart12: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(24))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(25))>;
|
||||
|
@ -448,7 +448,7 @@ i2c12: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(24))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(25))>;
|
||||
|
@ -583,7 +583,7 @@ uart6: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(12))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(13))>;
|
||||
|
@ -605,7 +605,7 @@ i2c6: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(12))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(13))>;
|
||||
|
@ -632,7 +632,7 @@ uart7: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(14))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(15))>;
|
||||
|
@ -654,7 +654,7 @@ i2c7: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(14))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(15))>;
|
||||
|
@ -681,7 +681,7 @@ uart8: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(16))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(17))>;
|
||||
|
@ -703,7 +703,7 @@ i2c8: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(16))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(17))>;
|
||||
|
@ -730,7 +730,7 @@ uart0: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(0))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(1))>;
|
||||
|
@ -753,7 +753,7 @@ spi0: spi@400 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(0))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(1))>;
|
||||
|
@ -771,7 +771,7 @@ i2c0: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(0))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(1))>;
|
||||
|
@ -798,7 +798,7 @@ uart1: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(2))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(3))>;
|
||||
|
@ -821,7 +821,7 @@ spi1: spi@400 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(2))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(3))>;
|
||||
|
@ -839,7 +839,7 @@ i2c1: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(2))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(3))>;
|
||||
|
@ -866,7 +866,7 @@ uart2: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(4))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(5))>;
|
||||
|
@ -889,7 +889,7 @@ spi2: spi@400 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(4))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(5))>;
|
||||
|
@ -907,7 +907,7 @@ i2c2: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(4))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(5))>;
|
||||
|
@ -934,7 +934,7 @@ uart3: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(6))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(7))>;
|
||||
|
@ -957,7 +957,7 @@ spi3: spi@400 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(6))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(7))>;
|
||||
|
@ -975,7 +975,7 @@ i2c3: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(6))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(7))>;
|
||||
|
@ -1057,7 +1057,7 @@ uart9: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(18))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(19))>;
|
||||
|
@ -1079,7 +1079,7 @@ i2c9: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(18))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(19))>;
|
||||
|
@ -1106,7 +1106,7 @@ uart10: serial@200 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(20))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(21))>;
|
||||
|
@ -1128,7 +1128,7 @@ i2c10: i2c@600 {
|
|||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(20))>,
|
||||
<&dma0
|
||||
<&dma0
|
||||
(AT91_XDMAC_DT_MEM_IF(0) |
|
||||
AT91_XDMAC_DT_PER_IF(1) |
|
||||
AT91_XDMAC_DT_PERID(21))>;
|
||||
|
|
|
@ -698,7 +698,7 @@ sha: crypto@e1814000 {
|
|||
};
|
||||
|
||||
flx0: flexcom@e1818000 {
|
||||
compatible = "atmel,sama5d2-flexcom";
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe1818000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 38>;
|
||||
#address-cells = <1>;
|
||||
|
@ -714,7 +714,7 @@ uart0: serial@200 {
|
|||
clocks = <&pmc PMC_TYPE_PERIPHERAL 38>;
|
||||
clock-names = "usart";
|
||||
dmas = <&dma1 AT91_XDMAC_DT_PERID(6)>,
|
||||
<&dma1 AT91_XDMAC_DT_PERID(5)>;
|
||||
<&dma1 AT91_XDMAC_DT_PERID(5)>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
|
@ -723,7 +723,7 @@ uart0: serial@200 {
|
|||
};
|
||||
|
||||
flx1: flexcom@e181c000 {
|
||||
compatible = "atmel,sama5d2-flexcom";
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe181c000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 39>;
|
||||
#address-cells = <1>;
|
||||
|
@ -740,14 +740,14 @@ i2c1: i2c@600 {
|
|||
clocks = <&pmc PMC_TYPE_PERIPHERAL 39>;
|
||||
atmel,fifo-size = <32>;
|
||||
dmas = <&dma0 AT91_XDMAC_DT_PERID(8)>,
|
||||
<&dma0 AT91_XDMAC_DT_PERID(7)>;
|
||||
<&dma0 AT91_XDMAC_DT_PERID(7)>;
|
||||
dma-names = "tx", "rx";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
flx3: flexcom@e1824000 {
|
||||
compatible = "atmel,sama5d2-flexcom";
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe1824000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 41>;
|
||||
#address-cells = <1>;
|
||||
|
@ -763,7 +763,7 @@ uart3: serial@200 {
|
|||
clocks = <&pmc PMC_TYPE_PERIPHERAL 41>;
|
||||
clock-names = "usart";
|
||||
dmas = <&dma1 AT91_XDMAC_DT_PERID(12)>,
|
||||
<&dma1 AT91_XDMAC_DT_PERID(11)>;
|
||||
<&dma1 AT91_XDMAC_DT_PERID(11)>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
|
@ -791,7 +791,7 @@ tdes: crypto@e2014000 {
|
|||
};
|
||||
|
||||
flx4: flexcom@e2018000 {
|
||||
compatible = "atmel,sama5d2-flexcom";
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe2018000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 42>;
|
||||
#address-cells = <1>;
|
||||
|
@ -807,7 +807,7 @@ uart4: serial@200 {
|
|||
clocks = <&pmc PMC_TYPE_PERIPHERAL 42>;
|
||||
clock-names = "usart";
|
||||
dmas = <&dma1 AT91_XDMAC_DT_PERID(14)>,
|
||||
<&dma1 AT91_XDMAC_DT_PERID(13)>;
|
||||
<&dma1 AT91_XDMAC_DT_PERID(13)>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
|
@ -817,7 +817,7 @@ uart4: serial@200 {
|
|||
};
|
||||
|
||||
flx7: flexcom@e2024000 {
|
||||
compatible = "atmel,sama5d2-flexcom";
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe2024000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 45>;
|
||||
#address-cells = <1>;
|
||||
|
@ -833,7 +833,7 @@ uart7: serial@200 {
|
|||
clocks = <&pmc PMC_TYPE_PERIPHERAL 45>;
|
||||
clock-names = "usart";
|
||||
dmas = <&dma1 AT91_XDMAC_DT_PERID(20)>,
|
||||
<&dma1 AT91_XDMAC_DT_PERID(19)>;
|
||||
<&dma1 AT91_XDMAC_DT_PERID(19)>;
|
||||
dma-names = "tx", "rx";
|
||||
atmel,use-dma-rx;
|
||||
atmel,use-dma-tx;
|
||||
|
@ -911,7 +911,7 @@ tcb0: timer@e2814000 {
|
|||
};
|
||||
|
||||
flx8: flexcom@e2818000 {
|
||||
compatible = "atmel,sama5d2-flexcom";
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe2818000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 46>;
|
||||
#address-cells = <1>;
|
||||
|
@ -928,14 +928,14 @@ i2c8: i2c@600 {
|
|||
clocks = <&pmc PMC_TYPE_PERIPHERAL 46>;
|
||||
atmel,fifo-size = <32>;
|
||||
dmas = <&dma0 AT91_XDMAC_DT_PERID(22)>,
|
||||
<&dma0 AT91_XDMAC_DT_PERID(21)>;
|
||||
<&dma0 AT91_XDMAC_DT_PERID(21)>;
|
||||
dma-names = "tx", "rx";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
flx9: flexcom@e281c000 {
|
||||
compatible = "atmel,sama5d2-flexcom";
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe281c000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 47>;
|
||||
#address-cells = <1>;
|
||||
|
@ -952,14 +952,38 @@ i2c9: i2c@600 {
|
|||
clocks = <&pmc PMC_TYPE_PERIPHERAL 47>;
|
||||
atmel,fifo-size = <32>;
|
||||
dmas = <&dma0 AT91_XDMAC_DT_PERID(24)>,
|
||||
<&dma0 AT91_XDMAC_DT_PERID(23)>;
|
||||
<&dma0 AT91_XDMAC_DT_PERID(23)>;
|
||||
dma-names = "tx", "rx";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
flx10: flexcom@e2820000 {
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe2820000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 48>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <1>;
|
||||
ranges = <0x0 0xe2820000 0x800>;
|
||||
status = "disabled";
|
||||
|
||||
i2c10: i2c@600 {
|
||||
compatible = "microchip,sama7g5-i2c", "microchip,sam9x60-i2c";
|
||||
reg = <0x600 0x200>;
|
||||
interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH>;
|
||||
#address-cells = <1>;
|
||||
#size-cells = <0>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 48>;
|
||||
atmel,fifo-size = <32>;
|
||||
dmas = <&dma0 AT91_XDMAC_DT_PERID(26)>,
|
||||
<&dma0 AT91_XDMAC_DT_PERID(25)>;
|
||||
dma-names = "tx", "rx";
|
||||
status = "disabled";
|
||||
};
|
||||
};
|
||||
|
||||
flx11: flexcom@e2824000 {
|
||||
compatible = "atmel,sama5d2-flexcom";
|
||||
compatible = "microchip,sama7g5-flexcom", "atmel,sama5d2-flexcom";
|
||||
reg = <0xe2824000 0x200>;
|
||||
clocks = <&pmc PMC_TYPE_PERIPHERAL 49>;
|
||||
#address-cells = <1>;
|
||||
|
@ -977,7 +1001,7 @@ spi11: spi@400 {
|
|||
#size-cells = <0>;
|
||||
atmel,fifo-size = <32>;
|
||||
dmas = <&dma0 AT91_XDMAC_DT_PERID(28)>,
|
||||
<&dma0 AT91_XDMAC_DT_PERID(27)>;
|
||||
<&dma0 AT91_XDMAC_DT_PERID(27)>;
|
||||
dma-names = "tx", "rx";
|
||||
status = "disabled";
|
||||
};
|
||||
|
|
Loading…
Reference in a new issue