mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-12 05:48:40 +00:00
net: mvpp2: Split the PPv2 driver to a dedicated directory
As the mvpp2 driver is growing, move this driver to a dedicated directory and split it into several files. Since this driver has a lot of register defines and structure definitions, it can benefit from having all of this into a dedicated header file, named mvpp2.h. A good chunk of the mvpp2 code is dedicated to Header Parser handling, so we introduce mvpp2_prs.h where all Header Parser definitions are located, and mvpp2_prs.c containing the related code. In the same way, mvpp2_cls.h and mvpp2_cls.c are created to contain Classifier and RSS related code. The former 'mvpp2.c' file is renamed 'mvpp2_main.c' so that we can keep the driver binary named 'mvpp2'. This commit is only about spliting the driver into multiple files and doesn't introduce any new function, feature or fix besides removing 'static' keywords when needed. Signed-off-by: Maxime Chevallier <maxime.chevallier@bootlin.com> Tested-by: Antoine Tenart <antoine.tenart@bootlin.com> Signed-off-by: David S. Miller <davem@davemloft.net>
This commit is contained in:
parent
c431f89b18
commit
db9d7d36ee
8 changed files with 4030 additions and 3889 deletions
|
@ -7,7 +7,7 @@ obj-$(CONFIG_MVMDIO) += mvmdio.o
|
|||
obj-$(CONFIG_MV643XX_ETH) += mv643xx_eth.o
|
||||
obj-$(CONFIG_MVNETA_BM) += mvneta_bm.o
|
||||
obj-$(CONFIG_MVNETA) += mvneta.o
|
||||
obj-$(CONFIG_MVPP2) += mvpp2.o
|
||||
obj-$(CONFIG_MVPP2) += mvpp2/
|
||||
obj-$(CONFIG_PXA168_ETH) += pxa168_eth.o
|
||||
obj-$(CONFIG_SKGE) += skge.o
|
||||
obj-$(CONFIG_SKY2) += sky2.o
|
||||
|
|
7
drivers/net/ethernet/marvell/mvpp2/Makefile
Normal file
7
drivers/net/ethernet/marvell/mvpp2/Makefile
Normal file
|
@ -0,0 +1,7 @@
|
|||
# SPDX-License-Identifier: GPL-2.0
|
||||
#
|
||||
# Makefile for the Marvell PPv2 driver.
|
||||
#
|
||||
obj-$(CONFIG_MVPP2) := mvpp2.o
|
||||
|
||||
mvpp2-objs := mvpp2_main.o mvpp2_prs.o mvpp2_cls.o
|
1046
drivers/net/ethernet/marvell/mvpp2/mvpp2.h
Normal file
1046
drivers/net/ethernet/marvell/mvpp2/mvpp2.h
Normal file
File diff suppressed because it is too large
Load diff
141
drivers/net/ethernet/marvell/mvpp2/mvpp2_cls.c
Normal file
141
drivers/net/ethernet/marvell/mvpp2/mvpp2_cls.c
Normal file
|
@ -0,0 +1,141 @@
|
|||
/*
|
||||
* RSS and Classifier helpers for Marvell PPv2 Network Controller
|
||||
*
|
||||
* Copyright (C) 2014 Marvell
|
||||
*
|
||||
* Marcin Wojtas <mw@semihalf.com>
|
||||
*
|
||||
* This file is licensed under the terms of the GNU General Public
|
||||
* License version 2. This program is licensed "as is" without any
|
||||
* warranty of any kind, whether express or implied.
|
||||
*/
|
||||
|
||||
#include "mvpp2.h"
|
||||
#include "mvpp2_cls.h"
|
||||
|
||||
/* Update classification flow table registers */
|
||||
static void mvpp2_cls_flow_write(struct mvpp2 *priv,
|
||||
struct mvpp2_cls_flow_entry *fe)
|
||||
{
|
||||
mvpp2_write(priv, MVPP2_CLS_FLOW_INDEX_REG, fe->index);
|
||||
mvpp2_write(priv, MVPP2_CLS_FLOW_TBL0_REG, fe->data[0]);
|
||||
mvpp2_write(priv, MVPP2_CLS_FLOW_TBL1_REG, fe->data[1]);
|
||||
mvpp2_write(priv, MVPP2_CLS_FLOW_TBL2_REG, fe->data[2]);
|
||||
}
|
||||
|
||||
/* Update classification lookup table register */
|
||||
static void mvpp2_cls_lookup_write(struct mvpp2 *priv,
|
||||
struct mvpp2_cls_lookup_entry *le)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
val = (le->way << MVPP2_CLS_LKP_INDEX_WAY_OFFS) | le->lkpid;
|
||||
mvpp2_write(priv, MVPP2_CLS_LKP_INDEX_REG, val);
|
||||
mvpp2_write(priv, MVPP2_CLS_LKP_TBL_REG, le->data);
|
||||
}
|
||||
|
||||
/* Classifier default initialization */
|
||||
void mvpp2_cls_init(struct mvpp2 *priv)
|
||||
{
|
||||
struct mvpp2_cls_lookup_entry le;
|
||||
struct mvpp2_cls_flow_entry fe;
|
||||
int index;
|
||||
|
||||
/* Enable classifier */
|
||||
mvpp2_write(priv, MVPP2_CLS_MODE_REG, MVPP2_CLS_MODE_ACTIVE_MASK);
|
||||
|
||||
/* Clear classifier flow table */
|
||||
memset(&fe.data, 0, sizeof(fe.data));
|
||||
for (index = 0; index < MVPP2_CLS_FLOWS_TBL_SIZE; index++) {
|
||||
fe.index = index;
|
||||
mvpp2_cls_flow_write(priv, &fe);
|
||||
}
|
||||
|
||||
/* Clear classifier lookup table */
|
||||
le.data = 0;
|
||||
for (index = 0; index < MVPP2_CLS_LKP_TBL_SIZE; index++) {
|
||||
le.lkpid = index;
|
||||
le.way = 0;
|
||||
mvpp2_cls_lookup_write(priv, &le);
|
||||
|
||||
le.way = 1;
|
||||
mvpp2_cls_lookup_write(priv, &le);
|
||||
}
|
||||
}
|
||||
|
||||
void mvpp2_cls_port_config(struct mvpp2_port *port)
|
||||
{
|
||||
struct mvpp2_cls_lookup_entry le;
|
||||
u32 val;
|
||||
|
||||
/* Set way for the port */
|
||||
val = mvpp2_read(port->priv, MVPP2_CLS_PORT_WAY_REG);
|
||||
val &= ~MVPP2_CLS_PORT_WAY_MASK(port->id);
|
||||
mvpp2_write(port->priv, MVPP2_CLS_PORT_WAY_REG, val);
|
||||
|
||||
/* Pick the entry to be accessed in lookup ID decoding table
|
||||
* according to the way and lkpid.
|
||||
*/
|
||||
le.lkpid = port->id;
|
||||
le.way = 0;
|
||||
le.data = 0;
|
||||
|
||||
/* Set initial CPU queue for receiving packets */
|
||||
le.data &= ~MVPP2_CLS_LKP_TBL_RXQ_MASK;
|
||||
le.data |= port->first_rxq;
|
||||
|
||||
/* Disable classification engines */
|
||||
le.data &= ~MVPP2_CLS_LKP_TBL_LOOKUP_EN_MASK;
|
||||
|
||||
/* Update lookup ID table entry */
|
||||
mvpp2_cls_lookup_write(port->priv, &le);
|
||||
}
|
||||
|
||||
/* Set CPU queue number for oversize packets */
|
||||
void mvpp2_cls_oversize_rxq_set(struct mvpp2_port *port)
|
||||
{
|
||||
u32 val;
|
||||
|
||||
mvpp2_write(port->priv, MVPP2_CLS_OVERSIZE_RXQ_LOW_REG(port->id),
|
||||
port->first_rxq & MVPP2_CLS_OVERSIZE_RXQ_LOW_MASK);
|
||||
|
||||
mvpp2_write(port->priv, MVPP2_CLS_SWFWD_P2HQ_REG(port->id),
|
||||
(port->first_rxq >> MVPP2_CLS_OVERSIZE_RXQ_LOW_BITS));
|
||||
|
||||
val = mvpp2_read(port->priv, MVPP2_CLS_SWFWD_PCTRL_REG);
|
||||
val |= MVPP2_CLS_SWFWD_PCTRL_MASK(port->id);
|
||||
mvpp2_write(port->priv, MVPP2_CLS_SWFWD_PCTRL_REG, val);
|
||||
}
|
||||
|
||||
void mvpp22_init_rss(struct mvpp2_port *port)
|
||||
{
|
||||
struct mvpp2 *priv = port->priv;
|
||||
int i;
|
||||
|
||||
/* Set the table width: replace the whole classifier Rx queue number
|
||||
* with the ones configured in RSS table entries.
|
||||
*/
|
||||
mvpp2_write(priv, MVPP22_RSS_INDEX, MVPP22_RSS_INDEX_TABLE(0));
|
||||
mvpp2_write(priv, MVPP22_RSS_WIDTH, 8);
|
||||
|
||||
/* Loop through the classifier Rx Queues and map them to a RSS table.
|
||||
* Map them all to the first table (0) by default.
|
||||
*/
|
||||
for (i = 0; i < MVPP2_CLS_RX_QUEUES; i++) {
|
||||
mvpp2_write(priv, MVPP22_RSS_INDEX, MVPP22_RSS_INDEX_QUEUE(i));
|
||||
mvpp2_write(priv, MVPP22_RSS_TABLE,
|
||||
MVPP22_RSS_TABLE_POINTER(0));
|
||||
}
|
||||
|
||||
/* Configure the first table to evenly distribute the packets across
|
||||
* real Rx Queues. The table entries map a hash to an port Rx Queue.
|
||||
*/
|
||||
for (i = 0; i < MVPP22_RSS_TABLE_ENTRIES; i++) {
|
||||
u32 sel = MVPP22_RSS_INDEX_TABLE(0) |
|
||||
MVPP22_RSS_INDEX_TABLE_ENTRY(i);
|
||||
mvpp2_write(priv, MVPP22_RSS_INDEX, sel);
|
||||
|
||||
mvpp2_write(priv, MVPP22_RSS_TABLE_ENTRY, i % port->nrxqs);
|
||||
}
|
||||
|
||||
}
|
44
drivers/net/ethernet/marvell/mvpp2/mvpp2_cls.h
Normal file
44
drivers/net/ethernet/marvell/mvpp2/mvpp2_cls.h
Normal file
|
@ -0,0 +1,44 @@
|
|||
/*
|
||||
* RSS and Classifier definitions for Marvell PPv2 Network Controller
|
||||
*
|
||||
* Copyright (C) 2014 Marvell
|
||||
*
|
||||
* Marcin Wojtas <mw@semihalf.com>
|
||||
*
|
||||
* This file is licensed under the terms of the GNU General Public
|
||||
* License version 2. This program is licensed "as is" without any
|
||||
* warranty of any kind, whether express or implied.
|
||||
*/
|
||||
|
||||
#ifndef _MVPP2_CLS_H_
|
||||
#define _MVPP2_CLS_H_
|
||||
|
||||
/* Classifier constants */
|
||||
#define MVPP2_CLS_FLOWS_TBL_SIZE 512
|
||||
#define MVPP2_CLS_FLOWS_TBL_DATA_WORDS 3
|
||||
#define MVPP2_CLS_LKP_TBL_SIZE 64
|
||||
#define MVPP2_CLS_RX_QUEUES 256
|
||||
|
||||
/* RSS constants */
|
||||
#define MVPP22_RSS_TABLE_ENTRIES 32
|
||||
|
||||
struct mvpp2_cls_flow_entry {
|
||||
u32 index;
|
||||
u32 data[MVPP2_CLS_FLOWS_TBL_DATA_WORDS];
|
||||
};
|
||||
|
||||
struct mvpp2_cls_lookup_entry {
|
||||
u32 lkpid;
|
||||
u32 way;
|
||||
u32 data;
|
||||
};
|
||||
|
||||
void mvpp22_init_rss(struct mvpp2_port *port);
|
||||
|
||||
void mvpp2_cls_init(struct mvpp2 *priv);
|
||||
|
||||
void mvpp2_cls_port_config(struct mvpp2_port *port);
|
||||
|
||||
void mvpp2_cls_oversize_rxq_set(struct mvpp2_port *port);
|
||||
|
||||
#endif
|
File diff suppressed because it is too large
Load diff
2467
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c
Normal file
2467
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.c
Normal file
File diff suppressed because it is too large
Load diff
314
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.h
Normal file
314
drivers/net/ethernet/marvell/mvpp2/mvpp2_prs.h
Normal file
|
@ -0,0 +1,314 @@
|
|||
/*
|
||||
* Header Parser definitions for Marvell PPv2 Network Controller
|
||||
*
|
||||
* Copyright (C) 2014 Marvell
|
||||
*
|
||||
* Marcin Wojtas <mw@semihalf.com>
|
||||
*
|
||||
* This file is licensed under the terms of the GNU General Public
|
||||
* License version 2. This program is licensed "as is" without any
|
||||
* warranty of any kind, whether express or implied.
|
||||
*/
|
||||
#include <linux/kernel.h>
|
||||
#include <linux/netdevice.h>
|
||||
|
||||
#include "mvpp2.h"
|
||||
|
||||
#ifndef _MVPP2_PRS_H_
|
||||
#define _MVPP2_PRS_H_
|
||||
|
||||
/* Parser constants */
|
||||
#define MVPP2_PRS_TCAM_SRAM_SIZE 256
|
||||
#define MVPP2_PRS_TCAM_WORDS 6
|
||||
#define MVPP2_PRS_SRAM_WORDS 4
|
||||
#define MVPP2_PRS_FLOW_ID_SIZE 64
|
||||
#define MVPP2_PRS_FLOW_ID_MASK 0x3f
|
||||
#define MVPP2_PRS_TCAM_ENTRY_INVALID 1
|
||||
#define MVPP2_PRS_TCAM_DSA_TAGGED_BIT BIT(5)
|
||||
#define MVPP2_PRS_IPV4_HEAD 0x40
|
||||
#define MVPP2_PRS_IPV4_HEAD_MASK 0xf0
|
||||
#define MVPP2_PRS_IPV4_MC 0xe0
|
||||
#define MVPP2_PRS_IPV4_MC_MASK 0xf0
|
||||
#define MVPP2_PRS_IPV4_BC_MASK 0xff
|
||||
#define MVPP2_PRS_IPV4_IHL 0x5
|
||||
#define MVPP2_PRS_IPV4_IHL_MASK 0xf
|
||||
#define MVPP2_PRS_IPV6_MC 0xff
|
||||
#define MVPP2_PRS_IPV6_MC_MASK 0xff
|
||||
#define MVPP2_PRS_IPV6_HOP_MASK 0xff
|
||||
#define MVPP2_PRS_TCAM_PROTO_MASK 0xff
|
||||
#define MVPP2_PRS_TCAM_PROTO_MASK_L 0x3f
|
||||
#define MVPP2_PRS_DBL_VLANS_MAX 100
|
||||
#define MVPP2_PRS_CAST_MASK BIT(0)
|
||||
#define MVPP2_PRS_MCAST_VAL BIT(0)
|
||||
#define MVPP2_PRS_UCAST_VAL 0x0
|
||||
|
||||
/* Tcam structure:
|
||||
* - lookup ID - 4 bits
|
||||
* - port ID - 1 byte
|
||||
* - additional information - 1 byte
|
||||
* - header data - 8 bytes
|
||||
* The fields are represented by MVPP2_PRS_TCAM_DATA_REG(5)->(0).
|
||||
*/
|
||||
#define MVPP2_PRS_AI_BITS 8
|
||||
#define MVPP2_PRS_PORT_MASK 0xff
|
||||
#define MVPP2_PRS_LU_MASK 0xf
|
||||
#define MVPP2_PRS_TCAM_DATA_BYTE(offs) \
|
||||
(((offs) - ((offs) % 2)) * 2 + ((offs) % 2))
|
||||
#define MVPP2_PRS_TCAM_DATA_BYTE_EN(offs) \
|
||||
(((offs) * 2) - ((offs) % 2) + 2)
|
||||
#define MVPP2_PRS_TCAM_AI_BYTE 16
|
||||
#define MVPP2_PRS_TCAM_PORT_BYTE 17
|
||||
#define MVPP2_PRS_TCAM_LU_BYTE 20
|
||||
#define MVPP2_PRS_TCAM_EN_OFFS(offs) ((offs) + 2)
|
||||
#define MVPP2_PRS_TCAM_INV_WORD 5
|
||||
|
||||
#define MVPP2_PRS_VID_TCAM_BYTE 2
|
||||
|
||||
/* TCAM range for unicast and multicast filtering. We have 25 entries per port,
|
||||
* with 4 dedicated to UC filtering and the rest to multicast filtering.
|
||||
* Additionnally we reserve one entry for the broadcast address, and one for
|
||||
* each port's own address.
|
||||
*/
|
||||
#define MVPP2_PRS_MAC_UC_MC_FILT_MAX 25
|
||||
#define MVPP2_PRS_MAC_RANGE_SIZE 80
|
||||
|
||||
/* Number of entries per port dedicated to UC and MC filtering */
|
||||
#define MVPP2_PRS_MAC_UC_FILT_MAX 4
|
||||
#define MVPP2_PRS_MAC_MC_FILT_MAX (MVPP2_PRS_MAC_UC_MC_FILT_MAX - \
|
||||
MVPP2_PRS_MAC_UC_FILT_MAX)
|
||||
|
||||
/* There is a TCAM range reserved for VLAN filtering entries, range size is 33
|
||||
* 10 VLAN ID filter entries per port
|
||||
* 1 default VLAN filter entry per port
|
||||
* It is assumed that there are 3 ports for filter, not including loopback port
|
||||
*/
|
||||
#define MVPP2_PRS_VLAN_FILT_MAX 11
|
||||
#define MVPP2_PRS_VLAN_FILT_RANGE_SIZE 33
|
||||
|
||||
#define MVPP2_PRS_VLAN_FILT_MAX_ENTRY (MVPP2_PRS_VLAN_FILT_MAX - 2)
|
||||
#define MVPP2_PRS_VLAN_FILT_DFLT_ENTRY (MVPP2_PRS_VLAN_FILT_MAX - 1)
|
||||
|
||||
/* Tcam entries ID */
|
||||
#define MVPP2_PE_DROP_ALL 0
|
||||
#define MVPP2_PE_FIRST_FREE_TID 1
|
||||
|
||||
/* MAC filtering range */
|
||||
#define MVPP2_PE_MAC_RANGE_END (MVPP2_PE_VID_FILT_RANGE_START - 1)
|
||||
#define MVPP2_PE_MAC_RANGE_START (MVPP2_PE_MAC_RANGE_END - \
|
||||
MVPP2_PRS_MAC_RANGE_SIZE + 1)
|
||||
/* VLAN filtering range */
|
||||
#define MVPP2_PE_VID_FILT_RANGE_END (MVPP2_PRS_TCAM_SRAM_SIZE - 31)
|
||||
#define MVPP2_PE_VID_FILT_RANGE_START (MVPP2_PE_VID_FILT_RANGE_END - \
|
||||
MVPP2_PRS_VLAN_FILT_RANGE_SIZE + 1)
|
||||
#define MVPP2_PE_LAST_FREE_TID (MVPP2_PE_MAC_RANGE_START - 1)
|
||||
#define MVPP2_PE_IP6_EXT_PROTO_UN (MVPP2_PRS_TCAM_SRAM_SIZE - 30)
|
||||
#define MVPP2_PE_IP6_ADDR_UN (MVPP2_PRS_TCAM_SRAM_SIZE - 29)
|
||||
#define MVPP2_PE_IP4_ADDR_UN (MVPP2_PRS_TCAM_SRAM_SIZE - 28)
|
||||
#define MVPP2_PE_LAST_DEFAULT_FLOW (MVPP2_PRS_TCAM_SRAM_SIZE - 27)
|
||||
#define MVPP2_PE_FIRST_DEFAULT_FLOW (MVPP2_PRS_TCAM_SRAM_SIZE - 22)
|
||||
#define MVPP2_PE_EDSA_TAGGED (MVPP2_PRS_TCAM_SRAM_SIZE - 21)
|
||||
#define MVPP2_PE_EDSA_UNTAGGED (MVPP2_PRS_TCAM_SRAM_SIZE - 20)
|
||||
#define MVPP2_PE_DSA_TAGGED (MVPP2_PRS_TCAM_SRAM_SIZE - 19)
|
||||
#define MVPP2_PE_DSA_UNTAGGED (MVPP2_PRS_TCAM_SRAM_SIZE - 18)
|
||||
#define MVPP2_PE_ETYPE_EDSA_TAGGED (MVPP2_PRS_TCAM_SRAM_SIZE - 17)
|
||||
#define MVPP2_PE_ETYPE_EDSA_UNTAGGED (MVPP2_PRS_TCAM_SRAM_SIZE - 16)
|
||||
#define MVPP2_PE_ETYPE_DSA_TAGGED (MVPP2_PRS_TCAM_SRAM_SIZE - 15)
|
||||
#define MVPP2_PE_ETYPE_DSA_UNTAGGED (MVPP2_PRS_TCAM_SRAM_SIZE - 14)
|
||||
#define MVPP2_PE_MH_DEFAULT (MVPP2_PRS_TCAM_SRAM_SIZE - 13)
|
||||
#define MVPP2_PE_DSA_DEFAULT (MVPP2_PRS_TCAM_SRAM_SIZE - 12)
|
||||
#define MVPP2_PE_IP6_PROTO_UN (MVPP2_PRS_TCAM_SRAM_SIZE - 11)
|
||||
#define MVPP2_PE_IP4_PROTO_UN (MVPP2_PRS_TCAM_SRAM_SIZE - 10)
|
||||
#define MVPP2_PE_ETH_TYPE_UN (MVPP2_PRS_TCAM_SRAM_SIZE - 9)
|
||||
#define MVPP2_PE_VID_FLTR_DEFAULT (MVPP2_PRS_TCAM_SRAM_SIZE - 8)
|
||||
#define MVPP2_PE_VID_EDSA_FLTR_DEFAULT (MVPP2_PRS_TCAM_SRAM_SIZE - 7)
|
||||
#define MVPP2_PE_VLAN_DBL (MVPP2_PRS_TCAM_SRAM_SIZE - 6)
|
||||
#define MVPP2_PE_VLAN_NONE (MVPP2_PRS_TCAM_SRAM_SIZE - 5)
|
||||
/* reserved */
|
||||
#define MVPP2_PE_MAC_MC_PROMISCUOUS (MVPP2_PRS_TCAM_SRAM_SIZE - 3)
|
||||
#define MVPP2_PE_MAC_UC_PROMISCUOUS (MVPP2_PRS_TCAM_SRAM_SIZE - 2)
|
||||
#define MVPP2_PE_MAC_NON_PROMISCUOUS (MVPP2_PRS_TCAM_SRAM_SIZE - 1)
|
||||
|
||||
#define MVPP2_PRS_VID_PORT_FIRST(port) (MVPP2_PE_VID_FILT_RANGE_START + \
|
||||
((port) * MVPP2_PRS_VLAN_FILT_MAX))
|
||||
#define MVPP2_PRS_VID_PORT_LAST(port) (MVPP2_PRS_VID_PORT_FIRST(port) \
|
||||
+ MVPP2_PRS_VLAN_FILT_MAX_ENTRY)
|
||||
/* Index of default vid filter for given port */
|
||||
#define MVPP2_PRS_VID_PORT_DFLT(port) (MVPP2_PRS_VID_PORT_FIRST(port) \
|
||||
+ MVPP2_PRS_VLAN_FILT_DFLT_ENTRY)
|
||||
|
||||
/* Sram structure
|
||||
* The fields are represented by MVPP2_PRS_TCAM_DATA_REG(3)->(0).
|
||||
*/
|
||||
#define MVPP2_PRS_SRAM_RI_OFFS 0
|
||||
#define MVPP2_PRS_SRAM_RI_WORD 0
|
||||
#define MVPP2_PRS_SRAM_RI_CTRL_OFFS 32
|
||||
#define MVPP2_PRS_SRAM_RI_CTRL_WORD 1
|
||||
#define MVPP2_PRS_SRAM_RI_CTRL_BITS 32
|
||||
#define MVPP2_PRS_SRAM_SHIFT_OFFS 64
|
||||
#define MVPP2_PRS_SRAM_SHIFT_SIGN_BIT 72
|
||||
#define MVPP2_PRS_SRAM_UDF_OFFS 73
|
||||
#define MVPP2_PRS_SRAM_UDF_BITS 8
|
||||
#define MVPP2_PRS_SRAM_UDF_MASK 0xff
|
||||
#define MVPP2_PRS_SRAM_UDF_SIGN_BIT 81
|
||||
#define MVPP2_PRS_SRAM_UDF_TYPE_OFFS 82
|
||||
#define MVPP2_PRS_SRAM_UDF_TYPE_MASK 0x7
|
||||
#define MVPP2_PRS_SRAM_UDF_TYPE_L3 1
|
||||
#define MVPP2_PRS_SRAM_UDF_TYPE_L4 4
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_SHIFT_OFFS 85
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_SHIFT_MASK 0x3
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_SHIFT_ADD 1
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_SHIFT_IP4_ADD 2
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_SHIFT_IP6_ADD 3
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_UDF_OFFS 87
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_UDF_BITS 2
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_UDF_MASK 0x3
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_UDF_ADD 0
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_UDF_IP4_ADD 2
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_UDF_IP6_ADD 3
|
||||
#define MVPP2_PRS_SRAM_OP_SEL_BASE_OFFS 89
|
||||
#define MVPP2_PRS_SRAM_AI_OFFS 90
|
||||
#define MVPP2_PRS_SRAM_AI_CTRL_OFFS 98
|
||||
#define MVPP2_PRS_SRAM_AI_CTRL_BITS 8
|
||||
#define MVPP2_PRS_SRAM_AI_MASK 0xff
|
||||
#define MVPP2_PRS_SRAM_NEXT_LU_OFFS 106
|
||||
#define MVPP2_PRS_SRAM_NEXT_LU_MASK 0xf
|
||||
#define MVPP2_PRS_SRAM_LU_DONE_BIT 110
|
||||
#define MVPP2_PRS_SRAM_LU_GEN_BIT 111
|
||||
|
||||
/* Sram result info bits assignment */
|
||||
#define MVPP2_PRS_RI_MAC_ME_MASK 0x1
|
||||
#define MVPP2_PRS_RI_DSA_MASK 0x2
|
||||
#define MVPP2_PRS_RI_VLAN_MASK (BIT(2) | BIT(3))
|
||||
#define MVPP2_PRS_RI_VLAN_NONE 0x0
|
||||
#define MVPP2_PRS_RI_VLAN_SINGLE BIT(2)
|
||||
#define MVPP2_PRS_RI_VLAN_DOUBLE BIT(3)
|
||||
#define MVPP2_PRS_RI_VLAN_TRIPLE (BIT(2) | BIT(3))
|
||||
#define MVPP2_PRS_RI_CPU_CODE_MASK 0x70
|
||||
#define MVPP2_PRS_RI_CPU_CODE_RX_SPEC BIT(4)
|
||||
#define MVPP2_PRS_RI_L2_CAST_MASK (BIT(9) | BIT(10))
|
||||
#define MVPP2_PRS_RI_L2_UCAST 0x0
|
||||
#define MVPP2_PRS_RI_L2_MCAST BIT(9)
|
||||
#define MVPP2_PRS_RI_L2_BCAST BIT(10)
|
||||
#define MVPP2_PRS_RI_PPPOE_MASK 0x800
|
||||
#define MVPP2_PRS_RI_L3_PROTO_MASK (BIT(12) | BIT(13) | BIT(14))
|
||||
#define MVPP2_PRS_RI_L3_UN 0x0
|
||||
#define MVPP2_PRS_RI_L3_IP4 BIT(12)
|
||||
#define MVPP2_PRS_RI_L3_IP4_OPT BIT(13)
|
||||
#define MVPP2_PRS_RI_L3_IP4_OTHER (BIT(12) | BIT(13))
|
||||
#define MVPP2_PRS_RI_L3_IP6 BIT(14)
|
||||
#define MVPP2_PRS_RI_L3_IP6_EXT (BIT(12) | BIT(14))
|
||||
#define MVPP2_PRS_RI_L3_ARP (BIT(13) | BIT(14))
|
||||
#define MVPP2_PRS_RI_L3_ADDR_MASK (BIT(15) | BIT(16))
|
||||
#define MVPP2_PRS_RI_L3_UCAST 0x0
|
||||
#define MVPP2_PRS_RI_L3_MCAST BIT(15)
|
||||
#define MVPP2_PRS_RI_L3_BCAST (BIT(15) | BIT(16))
|
||||
#define MVPP2_PRS_RI_IP_FRAG_MASK 0x20000
|
||||
#define MVPP2_PRS_RI_IP_FRAG_TRUE BIT(17)
|
||||
#define MVPP2_PRS_RI_UDF3_MASK 0x300000
|
||||
#define MVPP2_PRS_RI_UDF3_RX_SPECIAL BIT(21)
|
||||
#define MVPP2_PRS_RI_L4_PROTO_MASK 0x1c00000
|
||||
#define MVPP2_PRS_RI_L4_TCP BIT(22)
|
||||
#define MVPP2_PRS_RI_L4_UDP BIT(23)
|
||||
#define MVPP2_PRS_RI_L4_OTHER (BIT(22) | BIT(23))
|
||||
#define MVPP2_PRS_RI_UDF7_MASK 0x60000000
|
||||
#define MVPP2_PRS_RI_UDF7_IP6_LITE BIT(29)
|
||||
#define MVPP2_PRS_RI_DROP_MASK 0x80000000
|
||||
|
||||
/* Sram additional info bits assignment */
|
||||
#define MVPP2_PRS_IPV4_DIP_AI_BIT BIT(0)
|
||||
#define MVPP2_PRS_IPV6_NO_EXT_AI_BIT BIT(0)
|
||||
#define MVPP2_PRS_IPV6_EXT_AI_BIT BIT(1)
|
||||
#define MVPP2_PRS_IPV6_EXT_AH_AI_BIT BIT(2)
|
||||
#define MVPP2_PRS_IPV6_EXT_AH_LEN_AI_BIT BIT(3)
|
||||
#define MVPP2_PRS_IPV6_EXT_AH_L4_AI_BIT BIT(4)
|
||||
#define MVPP2_PRS_SINGLE_VLAN_AI 0
|
||||
#define MVPP2_PRS_DBL_VLAN_AI_BIT BIT(7)
|
||||
#define MVPP2_PRS_EDSA_VID_AI_BIT BIT(0)
|
||||
|
||||
/* DSA/EDSA type */
|
||||
#define MVPP2_PRS_TAGGED true
|
||||
#define MVPP2_PRS_UNTAGGED false
|
||||
#define MVPP2_PRS_EDSA true
|
||||
#define MVPP2_PRS_DSA false
|
||||
|
||||
/* MAC entries, shadow udf */
|
||||
enum mvpp2_prs_udf {
|
||||
MVPP2_PRS_UDF_MAC_DEF,
|
||||
MVPP2_PRS_UDF_MAC_RANGE,
|
||||
MVPP2_PRS_UDF_L2_DEF,
|
||||
MVPP2_PRS_UDF_L2_DEF_COPY,
|
||||
MVPP2_PRS_UDF_L2_USER,
|
||||
};
|
||||
|
||||
/* Lookup ID */
|
||||
enum mvpp2_prs_lookup {
|
||||
MVPP2_PRS_LU_MH,
|
||||
MVPP2_PRS_LU_MAC,
|
||||
MVPP2_PRS_LU_DSA,
|
||||
MVPP2_PRS_LU_VLAN,
|
||||
MVPP2_PRS_LU_VID,
|
||||
MVPP2_PRS_LU_L2,
|
||||
MVPP2_PRS_LU_PPPOE,
|
||||
MVPP2_PRS_LU_IP4,
|
||||
MVPP2_PRS_LU_IP6,
|
||||
MVPP2_PRS_LU_FLOWS,
|
||||
MVPP2_PRS_LU_LAST,
|
||||
};
|
||||
|
||||
union mvpp2_prs_tcam_entry {
|
||||
u32 word[MVPP2_PRS_TCAM_WORDS];
|
||||
u8 byte[MVPP2_PRS_TCAM_WORDS * 4];
|
||||
};
|
||||
|
||||
union mvpp2_prs_sram_entry {
|
||||
u32 word[MVPP2_PRS_SRAM_WORDS];
|
||||
u8 byte[MVPP2_PRS_SRAM_WORDS * 4];
|
||||
};
|
||||
|
||||
struct mvpp2_prs_entry {
|
||||
u32 index;
|
||||
union mvpp2_prs_tcam_entry tcam;
|
||||
union mvpp2_prs_sram_entry sram;
|
||||
};
|
||||
|
||||
struct mvpp2_prs_shadow {
|
||||
bool valid;
|
||||
bool finish;
|
||||
|
||||
/* Lookup ID */
|
||||
int lu;
|
||||
|
||||
/* User defined offset */
|
||||
int udf;
|
||||
|
||||
/* Result info */
|
||||
u32 ri;
|
||||
u32 ri_mask;
|
||||
};
|
||||
|
||||
int mvpp2_prs_default_init(struct platform_device *pdev, struct mvpp2 *priv);
|
||||
|
||||
int mvpp2_prs_mac_da_accept(struct mvpp2_port *port, const u8 *da, bool add);
|
||||
|
||||
int mvpp2_prs_tag_mode_set(struct mvpp2 *priv, int port, int type);
|
||||
|
||||
int mvpp2_prs_def_flow(struct mvpp2_port *port);
|
||||
|
||||
void mvpp2_prs_vid_enable_filtering(struct mvpp2_port *port);
|
||||
|
||||
void mvpp2_prs_vid_disable_filtering(struct mvpp2_port *port);
|
||||
|
||||
int mvpp2_prs_vid_entry_add(struct mvpp2_port *port, u16 vid);
|
||||
|
||||
void mvpp2_prs_vid_entry_remove(struct mvpp2_port *port, u16 vid);
|
||||
|
||||
void mvpp2_prs_vid_remove_all(struct mvpp2_port *port);
|
||||
|
||||
void mvpp2_prs_mac_promisc_set(struct mvpp2 *priv, int port,
|
||||
enum mvpp2_prs_l2_cast l2_cast, bool add);
|
||||
|
||||
void mvpp2_prs_mac_del_all(struct mvpp2_port *port);
|
||||
|
||||
int mvpp2_prs_update_mac_da(struct net_device *dev, const u8 *da);
|
||||
|
||||
#endif
|
Loading…
Reference in a new issue