mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-30 22:26:55 +00:00
ACPI: Write _OSC bit field definitions in hex
Update _OSC definition comments to correspond to the 1-based spec wording (DWORD 1, etc.) Write _OSC field #defines as hex to make clear that they are bits in a 32-bit DWORD, not arbitrary values. No functional change. Signed-off-by: Bjorn Helgaas <bhelgaas@google.com> Acked-by: Rafael J. Wysocki <rafael.j.wysocki@intel.com>
This commit is contained in:
parent
4a10c2ac2f
commit
dedf1e4dfd
1 changed files with 26 additions and 26 deletions
|
@ -304,39 +304,39 @@ struct acpi_osc_context {
|
||||||
#define OSC_SUPPORT_TYPE 1
|
#define OSC_SUPPORT_TYPE 1
|
||||||
#define OSC_CONTROL_TYPE 2
|
#define OSC_CONTROL_TYPE 2
|
||||||
|
|
||||||
/* _OSC DW0 Definition */
|
/* _OSC Capabilities DWORD 1: Query/Control and Error Returns (generic) */
|
||||||
#define OSC_QUERY_ENABLE 1
|
#define OSC_QUERY_ENABLE 0x00000001 /* input */
|
||||||
#define OSC_REQUEST_ERROR 2
|
#define OSC_REQUEST_ERROR 0x00000002 /* return */
|
||||||
#define OSC_INVALID_UUID_ERROR 4
|
#define OSC_INVALID_UUID_ERROR 0x00000004 /* return */
|
||||||
#define OSC_INVALID_REVISION_ERROR 8
|
#define OSC_INVALID_REVISION_ERROR 0x00000008 /* return */
|
||||||
#define OSC_CAPABILITIES_MASK_ERROR 16
|
#define OSC_CAPABILITIES_MASK_ERROR 0x00000010 /* return */
|
||||||
|
|
||||||
acpi_status acpi_run_osc(acpi_handle handle, struct acpi_osc_context *context);
|
acpi_status acpi_run_osc(acpi_handle handle, struct acpi_osc_context *context);
|
||||||
|
|
||||||
/* platform-wide _OSC bits */
|
/* Platform-Wide Capabilities _OSC: Capabilities DWORD 2: Support Field */
|
||||||
#define OSC_SB_PAD_SUPPORT 1
|
#define OSC_SB_PAD_SUPPORT 0x00000001
|
||||||
#define OSC_SB_PPC_OST_SUPPORT 2
|
#define OSC_SB_PPC_OST_SUPPORT 0x00000002
|
||||||
#define OSC_SB_PR3_SUPPORT 4
|
#define OSC_SB_PR3_SUPPORT 0x00000004
|
||||||
#define OSC_SB_HOTPLUG_OST_SUPPORT 8
|
#define OSC_SB_HOTPLUG_OST_SUPPORT 0x00000008
|
||||||
#define OSC_SB_APEI_SUPPORT 16
|
#define OSC_SB_APEI_SUPPORT 0x00000010
|
||||||
|
#define OSC_SB_CPC_SUPPORT 0x00000020
|
||||||
|
|
||||||
extern bool osc_sb_apei_support_acked;
|
extern bool osc_sb_apei_support_acked;
|
||||||
|
|
||||||
/* PCI defined _OSC bits */
|
/* PCI Host Bridge _OSC: Capabilities DWORD 2: Support Field */
|
||||||
/* _OSC DW1 Definition (OS Support Fields) */
|
#define OSC_EXT_PCI_CONFIG_SUPPORT 0x00000001
|
||||||
#define OSC_EXT_PCI_CONFIG_SUPPORT 1
|
#define OSC_ACTIVE_STATE_PWR_SUPPORT 0x00000002
|
||||||
#define OSC_ACTIVE_STATE_PWR_SUPPORT 2
|
#define OSC_CLOCK_PWR_CAPABILITY_SUPPORT 0x00000004
|
||||||
#define OSC_CLOCK_PWR_CAPABILITY_SUPPORT 4
|
#define OSC_PCI_SEGMENT_GROUPS_SUPPORT 0x00000008
|
||||||
#define OSC_PCI_SEGMENT_GROUPS_SUPPORT 8
|
#define OSC_MSI_SUPPORT 0x00000010
|
||||||
#define OSC_MSI_SUPPORT 16
|
#define OSC_PCI_SUPPORT_MASKS 0x0000001f
|
||||||
#define OSC_PCI_SUPPORT_MASKS 0x1f
|
|
||||||
|
|
||||||
/* _OSC DW1 Definition (OS Control Fields) */
|
/* PCI Host Bridge _OSC: Capabilities DWORD 3: Control Field */
|
||||||
#define OSC_PCI_EXPRESS_NATIVE_HP_CONTROL 1
|
#define OSC_PCI_EXPRESS_NATIVE_HP_CONTROL 0x00000001
|
||||||
#define OSC_SHPC_NATIVE_HP_CONTROL 2
|
#define OSC_SHPC_NATIVE_HP_CONTROL 0x00000002
|
||||||
#define OSC_PCI_EXPRESS_PME_CONTROL 4
|
#define OSC_PCI_EXPRESS_PME_CONTROL 0x00000004
|
||||||
#define OSC_PCI_EXPRESS_AER_CONTROL 8
|
#define OSC_PCI_EXPRESS_AER_CONTROL 0x00000008
|
||||||
#define OSC_PCI_EXPRESS_CAP_STRUCTURE_CONTROL 16
|
#define OSC_PCI_EXPRESS_CAP_STRUCTURE_CONTROL 0x00000010
|
||||||
|
|
||||||
#define OSC_PCI_CONTROL_MASKS (OSC_PCI_EXPRESS_NATIVE_HP_CONTROL | \
|
#define OSC_PCI_CONTROL_MASKS (OSC_PCI_EXPRESS_NATIVE_HP_CONTROL | \
|
||||||
OSC_SHPC_NATIVE_HP_CONTROL | \
|
OSC_SHPC_NATIVE_HP_CONTROL | \
|
||||||
|
|
Loading…
Reference in a new issue