mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-29 23:53:32 +00:00
drm/amdgpu/soc15: add Raven golden setting
Add the common golden settings for Raven. Signed-off-by: Chunming Zhou <David1.Zhou@amd.com> Reviewed-by: Hawking Zhang <Hawking.Zhang@amd.com> Signed-off-by: Alex Deucher <alexander.deucher@amd.com>
This commit is contained in:
parent
1023b797d1
commit
e0ab957868
1 changed files with 9 additions and 0 deletions
|
@ -206,6 +206,10 @@ static const u32 vega10_golden_init[] =
|
|||
{
|
||||
};
|
||||
|
||||
static const u32 raven_golden_init[] =
|
||||
{
|
||||
};
|
||||
|
||||
static void soc15_init_golden_registers(struct amdgpu_device *adev)
|
||||
{
|
||||
/* Some of the registers might be dependent on GRBM_GFX_INDEX */
|
||||
|
@ -217,6 +221,11 @@ static void soc15_init_golden_registers(struct amdgpu_device *adev)
|
|||
vega10_golden_init,
|
||||
(const u32)ARRAY_SIZE(vega10_golden_init));
|
||||
break;
|
||||
case CHIP_RAVEN:
|
||||
amdgpu_program_register_sequence(adev,
|
||||
raven_golden_init,
|
||||
(const u32)ARRAY_SIZE(raven_golden_init));
|
||||
break;
|
||||
default:
|
||||
break;
|
||||
}
|
||||
|
|
Loading…
Reference in a new issue