mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-03 23:58:05 +00:00
spi: Convert cadence-quadspi.txt to cadence-quadspi.yaml
There is no way as of now to have a parent or bus defining properties for child nodes. For now, avoid it in the example to silence warnings on dt_schema_check. We can figure out how to deal with actual dts files later. [p.yadav@ti.com: Fix how compatible is defined, make reset optional, fix minor typos, remove subnode properties in example, update commit message.] Signed-off-by: Ramuthevar Vadivel Murugan <vadivel.muruganx.ramuthevar@linux.intel.com> Signed-off-by: Pratyush Yadav <p.yadav@ti.com> Reviewed-by: Rob Herring <robh@kernel.org> Link: https://lore.kernel.org/r/20210326130034.15231-5-p.yadav@ti.com Signed-off-by: Mark Brown <broonie@kernel.org>
This commit is contained in:
parent
8bb2dbf1e1
commit
e54338004c
2 changed files with 143 additions and 68 deletions
|
@ -1,68 +0,0 @@
|
||||||
* Cadence Quad SPI controller
|
|
||||||
|
|
||||||
Required properties:
|
|
||||||
- compatible : should be one of the following:
|
|
||||||
Generic default - "cdns,qspi-nor".
|
|
||||||
For TI 66AK2G SoC - "ti,k2g-qspi", "cdns,qspi-nor".
|
|
||||||
For TI AM654 SoC - "ti,am654-ospi", "cdns,qspi-nor".
|
|
||||||
For Intel LGM SoC - "intel,lgm-qspi", "cdns,qspi-nor".
|
|
||||||
- reg : Contains two entries, each of which is a tuple consisting of a
|
|
||||||
physical address and length. The first entry is the address and
|
|
||||||
length of the controller register set. The second entry is the
|
|
||||||
address and length of the QSPI Controller data area.
|
|
||||||
- interrupts : Unit interrupt specifier for the controller interrupt.
|
|
||||||
- clocks : phandle to the Quad SPI clock.
|
|
||||||
- cdns,fifo-depth : Size of the data FIFO in words.
|
|
||||||
- cdns,fifo-width : Bus width of the data FIFO in bytes.
|
|
||||||
- cdns,trigger-address : 32-bit indirect AHB trigger address.
|
|
||||||
|
|
||||||
Optional properties:
|
|
||||||
- cdns,is-decoded-cs : Flag to indicate whether decoder is used or not.
|
|
||||||
- cdns,rclk-en : Flag to indicate that QSPI return clock is used to latch
|
|
||||||
the read data rather than the QSPI clock. Make sure that QSPI return
|
|
||||||
clock is populated on the board before using this property.
|
|
||||||
|
|
||||||
Optional subnodes:
|
|
||||||
Subnodes of the Cadence Quad SPI controller are spi slave nodes with additional
|
|
||||||
custom properties:
|
|
||||||
- cdns,read-delay : Delay for read capture logic, in clock cycles
|
|
||||||
- cdns,tshsl-ns : Delay in nanoseconds for the length that the master
|
|
||||||
mode chip select outputs are de-asserted between
|
|
||||||
transactions.
|
|
||||||
- cdns,tsd2d-ns : Delay in nanoseconds between one chip select being
|
|
||||||
de-activated and the activation of another.
|
|
||||||
- cdns,tchsh-ns : Delay in nanoseconds between last bit of current
|
|
||||||
transaction and deasserting the device chip select
|
|
||||||
(qspi_n_ss_out).
|
|
||||||
- cdns,tslch-ns : Delay in nanoseconds between setting qspi_n_ss_out low
|
|
||||||
and first bit transfer.
|
|
||||||
- resets : Must contain an entry for each entry in reset-names.
|
|
||||||
See ../reset/reset.txt for details.
|
|
||||||
- reset-names : Must include either "qspi" and/or "qspi-ocp".
|
|
||||||
|
|
||||||
Example:
|
|
||||||
|
|
||||||
qspi: spi@ff705000 {
|
|
||||||
compatible = "cdns,qspi-nor";
|
|
||||||
#address-cells = <1>;
|
|
||||||
#size-cells = <0>;
|
|
||||||
reg = <0xff705000 0x1000>,
|
|
||||||
<0xffa00000 0x1000>;
|
|
||||||
interrupts = <0 151 4>;
|
|
||||||
clocks = <&qspi_clk>;
|
|
||||||
cdns,is-decoded-cs;
|
|
||||||
cdns,fifo-depth = <128>;
|
|
||||||
cdns,fifo-width = <4>;
|
|
||||||
cdns,trigger-address = <0x00000000>;
|
|
||||||
resets = <&rst QSPI_RESET>, <&rst QSPI_OCP_RESET>;
|
|
||||||
reset-names = "qspi", "qspi-ocp";
|
|
||||||
|
|
||||||
flash0: n25q00@0 {
|
|
||||||
...
|
|
||||||
cdns,read-delay = <4>;
|
|
||||||
cdns,tshsl-ns = <50>;
|
|
||||||
cdns,tsd2d-ns = <50>;
|
|
||||||
cdns,tchsh-ns = <4>;
|
|
||||||
cdns,tslch-ns = <4>;
|
|
||||||
};
|
|
||||||
};
|
|
143
Documentation/devicetree/bindings/spi/cdns,qspi-nor.yaml
Normal file
143
Documentation/devicetree/bindings/spi/cdns,qspi-nor.yaml
Normal file
|
@ -0,0 +1,143 @@
|
||||||
|
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
||||||
|
%YAML 1.2
|
||||||
|
---
|
||||||
|
$id: http://devicetree.org/schemas/spi/cdns,qspi-nor.yaml#
|
||||||
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
||||||
|
|
||||||
|
title: Cadence Quad SPI controller
|
||||||
|
|
||||||
|
maintainers:
|
||||||
|
- Pratyush Yadav <p.yadav@ti.com>
|
||||||
|
|
||||||
|
allOf:
|
||||||
|
- $ref: spi-controller.yaml#
|
||||||
|
|
||||||
|
properties:
|
||||||
|
compatible:
|
||||||
|
oneOf:
|
||||||
|
- items:
|
||||||
|
- enum:
|
||||||
|
- ti,k2g-qspi
|
||||||
|
- ti,am654-ospi
|
||||||
|
- intel,lgm-qspi
|
||||||
|
- const: cdns,qspi-nor
|
||||||
|
- const: cdns,qspi-nor
|
||||||
|
|
||||||
|
reg:
|
||||||
|
items:
|
||||||
|
- description: the controller register set
|
||||||
|
- description: the controller data area
|
||||||
|
|
||||||
|
interrupts:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
clocks:
|
||||||
|
maxItems: 1
|
||||||
|
|
||||||
|
cdns,fifo-depth:
|
||||||
|
description:
|
||||||
|
Size of the data FIFO in words.
|
||||||
|
$ref: "/schemas/types.yaml#/definitions/uint32"
|
||||||
|
enum: [ 128, 256 ]
|
||||||
|
default: 128
|
||||||
|
|
||||||
|
cdns,fifo-width:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||||||
|
description:
|
||||||
|
Bus width of the data FIFO in bytes.
|
||||||
|
default: 4
|
||||||
|
|
||||||
|
cdns,trigger-address:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||||||
|
description:
|
||||||
|
32-bit indirect AHB trigger address.
|
||||||
|
|
||||||
|
cdns,is-decoded-cs:
|
||||||
|
type: boolean
|
||||||
|
description:
|
||||||
|
Flag to indicate whether decoder is used to select different chip select
|
||||||
|
for different memory regions.
|
||||||
|
|
||||||
|
cdns,rclk-en:
|
||||||
|
type: boolean
|
||||||
|
description:
|
||||||
|
Flag to indicate that QSPI return clock is used to latch the read
|
||||||
|
data rather than the QSPI clock. Make sure that QSPI return clock
|
||||||
|
is populated on the board before using this property.
|
||||||
|
|
||||||
|
resets:
|
||||||
|
maxItems: 2
|
||||||
|
|
||||||
|
reset-names:
|
||||||
|
minItems: 1
|
||||||
|
maxItems: 2
|
||||||
|
items:
|
||||||
|
enum: [ qspi, qspi-ocp ]
|
||||||
|
|
||||||
|
# subnode's properties
|
||||||
|
patternProperties:
|
||||||
|
"@[0-9a-f]+$":
|
||||||
|
type: object
|
||||||
|
description:
|
||||||
|
Flash device uses the below defined properties in the subnode.
|
||||||
|
|
||||||
|
properties:
|
||||||
|
cdns,read-delay:
|
||||||
|
$ref: /schemas/types.yaml#/definitions/uint32
|
||||||
|
description:
|
||||||
|
Delay for read capture logic, in clock cycles.
|
||||||
|
|
||||||
|
cdns,tshsl-ns:
|
||||||
|
description:
|
||||||
|
Delay in nanoseconds for the length that the master mode chip select
|
||||||
|
outputs are de-asserted between transactions.
|
||||||
|
|
||||||
|
cdns,tsd2d-ns:
|
||||||
|
description:
|
||||||
|
Delay in nanoseconds between one chip select being de-activated
|
||||||
|
and the activation of another.
|
||||||
|
|
||||||
|
cdns,tchsh-ns:
|
||||||
|
description:
|
||||||
|
Delay in nanoseconds between last bit of current transaction and
|
||||||
|
deasserting the device chip select (qspi_n_ss_out).
|
||||||
|
|
||||||
|
cdns,tslch-ns:
|
||||||
|
description:
|
||||||
|
Delay in nanoseconds between setting qspi_n_ss_out low and
|
||||||
|
first bit transfer.
|
||||||
|
|
||||||
|
required:
|
||||||
|
- compatible
|
||||||
|
- reg
|
||||||
|
- interrupts
|
||||||
|
- clocks
|
||||||
|
- cdns,fifo-depth
|
||||||
|
- cdns,fifo-width
|
||||||
|
- cdns,trigger-address
|
||||||
|
- '#address-cells'
|
||||||
|
- '#size-cells'
|
||||||
|
|
||||||
|
unevaluatedProperties: false
|
||||||
|
|
||||||
|
examples:
|
||||||
|
- |
|
||||||
|
qspi: spi@ff705000 {
|
||||||
|
compatible = "cdns,qspi-nor";
|
||||||
|
#address-cells = <1>;
|
||||||
|
#size-cells = <0>;
|
||||||
|
reg = <0xff705000 0x1000>,
|
||||||
|
<0xffa00000 0x1000>;
|
||||||
|
interrupts = <0 151 4>;
|
||||||
|
clocks = <&qspi_clk>;
|
||||||
|
cdns,fifo-depth = <128>;
|
||||||
|
cdns,fifo-width = <4>;
|
||||||
|
cdns,trigger-address = <0x00000000>;
|
||||||
|
resets = <&rst 0x1>, <&rst 0x2>;
|
||||||
|
reset-names = "qspi", "qspi-ocp";
|
||||||
|
|
||||||
|
flash@0 {
|
||||||
|
compatible = "jedec,spi-nor";
|
||||||
|
reg = <0x0>;
|
||||||
|
};
|
||||||
|
};
|
Loading…
Reference in a new issue