mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-23 17:30:02 +00:00
tools headers UAPI: Sync drm/i915_drm.h with the kernel
To pick up the changes from:d1172ab3d4
("drm/i915: Introduce struct class_instance for engines across the uAPI")96fd2c6633
("drm/i915: Drop new chunks of context creation ABI (for now)")ea593dbba4
("drm/i915: Allow contexts to share a single timeline across all engines")b917154172
("drm/i915: Extend CONTEXT_CREATE to set parameters upon construction")e0695db729
("drm/i915: Create/destroy VM (ppGTT) for use with contexts")9d1305ef80
("drm/i915: Introduce the i915_user_extension_method")c8b502422b
("drm/i915: Remove last traces of exec-id (GEM_BUSY)")d90c06d570
("drm/i915: Fix I915_EXEC_RING_MASK")e886196469
("drm/i915: Use HW semaphores for inter-engine synchronisation on gen8+")be03564bd7
("drm/i915: Include reminders about leaving no holes in uAPI enums")ba4fda620a
("drm/i915: Optionally disable automatic recovery after a GPU reset") We still don't take into account the _IOC_SIZE() to differentiate ioctl cmds, so more work is needed to support the extension mechanism that is being used here so that we can differentiate DRM_IOCTL_I915_GEM_CONTEXT_CREATE from the newly introduced DRM_IOCTL_I915_GEM_CONTEXT_CREATE_EXT cmd. This silences this perf build warning: Warning: Kernel ABI header at 'tools/include/uapi/drm/i915_drm.h' differs from latest version at 'include/uapi/drm/i915_drm.h' diff -u tools/include/uapi/drm/i915_drm.h include/uapi/drm/i915_drm.h Cc: Adrian Hunter <adrian.hunter@intel.com> Cc: Brendan Gregg <brendan.d.gregg@gmail.com> Cc: Jiri Olsa <jolsa@kernel.org> Cc: Luis Cláudio Gonçalves <lclaudio@redhat.com> Cc: Namhyung Kim <namhyung@kernel.org> Cc: Chris Wilson <chris@chris-wilson.co.uk> Link: https://lkml.kernel.org/n/tip-csn0vanmc7pevyka5qcg0xyw@git.kernel.org Signed-off-by: Arnaldo Carvalho de Melo <acme@redhat.com>
This commit is contained in:
parent
b5b999dca6
commit
e6aff9f8bf
1 changed files with 206 additions and 98 deletions
|
@ -62,6 +62,28 @@ extern "C" {
|
||||||
#define I915_ERROR_UEVENT "ERROR"
|
#define I915_ERROR_UEVENT "ERROR"
|
||||||
#define I915_RESET_UEVENT "RESET"
|
#define I915_RESET_UEVENT "RESET"
|
||||||
|
|
||||||
|
/*
|
||||||
|
* i915_user_extension: Base class for defining a chain of extensions
|
||||||
|
*
|
||||||
|
* Many interfaces need to grow over time. In most cases we can simply
|
||||||
|
* extend the struct and have userspace pass in more data. Another option,
|
||||||
|
* as demonstrated by Vulkan's approach to providing extensions for forward
|
||||||
|
* and backward compatibility, is to use a list of optional structs to
|
||||||
|
* provide those extra details.
|
||||||
|
*
|
||||||
|
* The key advantage to using an extension chain is that it allows us to
|
||||||
|
* redefine the interface more easily than an ever growing struct of
|
||||||
|
* increasing complexity, and for large parts of that interface to be
|
||||||
|
* entirely optional. The downside is more pointer chasing; chasing across
|
||||||
|
* the __user boundary with pointers encapsulated inside u64.
|
||||||
|
*/
|
||||||
|
struct i915_user_extension {
|
||||||
|
__u64 next_extension;
|
||||||
|
__u32 name;
|
||||||
|
__u32 flags; /* All undefined bits must be zero. */
|
||||||
|
__u32 rsvd[4]; /* Reserved for future use; must be zero. */
|
||||||
|
};
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* MOCS indexes used for GPU surfaces, defining the cacheability of the
|
* MOCS indexes used for GPU surfaces, defining the cacheability of the
|
||||||
* surface data and the coherency for this data wrt. CPU vs. GPU accesses.
|
* surface data and the coherency for this data wrt. CPU vs. GPU accesses.
|
||||||
|
@ -99,9 +121,23 @@ enum drm_i915_gem_engine_class {
|
||||||
I915_ENGINE_CLASS_VIDEO = 2,
|
I915_ENGINE_CLASS_VIDEO = 2,
|
||||||
I915_ENGINE_CLASS_VIDEO_ENHANCE = 3,
|
I915_ENGINE_CLASS_VIDEO_ENHANCE = 3,
|
||||||
|
|
||||||
|
/* should be kept compact */
|
||||||
|
|
||||||
I915_ENGINE_CLASS_INVALID = -1
|
I915_ENGINE_CLASS_INVALID = -1
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* There may be more than one engine fulfilling any role within the system.
|
||||||
|
* Each engine of a class is given a unique instance number and therefore
|
||||||
|
* any engine can be specified by its class:instance tuplet. APIs that allow
|
||||||
|
* access to any engine in the system will use struct i915_engine_class_instance
|
||||||
|
* for this identification.
|
||||||
|
*/
|
||||||
|
struct i915_engine_class_instance {
|
||||||
|
__u16 engine_class; /* see enum drm_i915_gem_engine_class */
|
||||||
|
__u16 engine_instance;
|
||||||
|
};
|
||||||
|
|
||||||
/**
|
/**
|
||||||
* DOC: perf_events exposed by i915 through /sys/bus/event_sources/drivers/i915
|
* DOC: perf_events exposed by i915 through /sys/bus/event_sources/drivers/i915
|
||||||
*
|
*
|
||||||
|
@ -319,6 +355,7 @@ typedef struct _drm_i915_sarea {
|
||||||
#define DRM_I915_PERF_ADD_CONFIG 0x37
|
#define DRM_I915_PERF_ADD_CONFIG 0x37
|
||||||
#define DRM_I915_PERF_REMOVE_CONFIG 0x38
|
#define DRM_I915_PERF_REMOVE_CONFIG 0x38
|
||||||
#define DRM_I915_QUERY 0x39
|
#define DRM_I915_QUERY 0x39
|
||||||
|
/* Must be kept compact -- no holes */
|
||||||
|
|
||||||
#define DRM_IOCTL_I915_INIT DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t)
|
#define DRM_IOCTL_I915_INIT DRM_IOW( DRM_COMMAND_BASE + DRM_I915_INIT, drm_i915_init_t)
|
||||||
#define DRM_IOCTL_I915_FLUSH DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH)
|
#define DRM_IOCTL_I915_FLUSH DRM_IO ( DRM_COMMAND_BASE + DRM_I915_FLUSH)
|
||||||
|
@ -367,6 +404,7 @@ typedef struct _drm_i915_sarea {
|
||||||
#define DRM_IOCTL_I915_GET_SPRITE_COLORKEY DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GET_SPRITE_COLORKEY, struct drm_intel_sprite_colorkey)
|
#define DRM_IOCTL_I915_GET_SPRITE_COLORKEY DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GET_SPRITE_COLORKEY, struct drm_intel_sprite_colorkey)
|
||||||
#define DRM_IOCTL_I915_GEM_WAIT DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_WAIT, struct drm_i915_gem_wait)
|
#define DRM_IOCTL_I915_GEM_WAIT DRM_IOWR(DRM_COMMAND_BASE + DRM_I915_GEM_WAIT, struct drm_i915_gem_wait)
|
||||||
#define DRM_IOCTL_I915_GEM_CONTEXT_CREATE DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_CREATE, struct drm_i915_gem_context_create)
|
#define DRM_IOCTL_I915_GEM_CONTEXT_CREATE DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_CREATE, struct drm_i915_gem_context_create)
|
||||||
|
#define DRM_IOCTL_I915_GEM_CONTEXT_CREATE_EXT DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_CREATE, struct drm_i915_gem_context_create_ext)
|
||||||
#define DRM_IOCTL_I915_GEM_CONTEXT_DESTROY DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_DESTROY, struct drm_i915_gem_context_destroy)
|
#define DRM_IOCTL_I915_GEM_CONTEXT_DESTROY DRM_IOW (DRM_COMMAND_BASE + DRM_I915_GEM_CONTEXT_DESTROY, struct drm_i915_gem_context_destroy)
|
||||||
#define DRM_IOCTL_I915_REG_READ DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_REG_READ, struct drm_i915_reg_read)
|
#define DRM_IOCTL_I915_REG_READ DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_REG_READ, struct drm_i915_reg_read)
|
||||||
#define DRM_IOCTL_I915_GET_RESET_STATS DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GET_RESET_STATS, struct drm_i915_reset_stats)
|
#define DRM_IOCTL_I915_GET_RESET_STATS DRM_IOWR (DRM_COMMAND_BASE + DRM_I915_GET_RESET_STATS, struct drm_i915_reset_stats)
|
||||||
|
@ -476,6 +514,7 @@ typedef struct drm_i915_irq_wait {
|
||||||
#define I915_SCHEDULER_CAP_ENABLED (1ul << 0)
|
#define I915_SCHEDULER_CAP_ENABLED (1ul << 0)
|
||||||
#define I915_SCHEDULER_CAP_PRIORITY (1ul << 1)
|
#define I915_SCHEDULER_CAP_PRIORITY (1ul << 1)
|
||||||
#define I915_SCHEDULER_CAP_PREEMPTION (1ul << 2)
|
#define I915_SCHEDULER_CAP_PREEMPTION (1ul << 2)
|
||||||
|
#define I915_SCHEDULER_CAP_SEMAPHORES (1ul << 3)
|
||||||
|
|
||||||
#define I915_PARAM_HUC_STATUS 42
|
#define I915_PARAM_HUC_STATUS 42
|
||||||
|
|
||||||
|
@ -559,6 +598,8 @@ typedef struct drm_i915_irq_wait {
|
||||||
*/
|
*/
|
||||||
#define I915_PARAM_MMAP_GTT_COHERENT 52
|
#define I915_PARAM_MMAP_GTT_COHERENT 52
|
||||||
|
|
||||||
|
/* Must be kept compact -- no holes and well documented */
|
||||||
|
|
||||||
typedef struct drm_i915_getparam {
|
typedef struct drm_i915_getparam {
|
||||||
__s32 param;
|
__s32 param;
|
||||||
/*
|
/*
|
||||||
|
@ -574,6 +615,7 @@ typedef struct drm_i915_getparam {
|
||||||
#define I915_SETPARAM_TEX_LRU_LOG_GRANULARITY 2
|
#define I915_SETPARAM_TEX_LRU_LOG_GRANULARITY 2
|
||||||
#define I915_SETPARAM_ALLOW_BATCHBUFFER 3
|
#define I915_SETPARAM_ALLOW_BATCHBUFFER 3
|
||||||
#define I915_SETPARAM_NUM_USED_FENCES 4
|
#define I915_SETPARAM_NUM_USED_FENCES 4
|
||||||
|
/* Must be kept compact -- no holes */
|
||||||
|
|
||||||
typedef struct drm_i915_setparam {
|
typedef struct drm_i915_setparam {
|
||||||
int param;
|
int param;
|
||||||
|
@ -972,7 +1014,7 @@ struct drm_i915_gem_execbuffer2 {
|
||||||
* struct drm_i915_gem_exec_fence *fences.
|
* struct drm_i915_gem_exec_fence *fences.
|
||||||
*/
|
*/
|
||||||
__u64 cliprects_ptr;
|
__u64 cliprects_ptr;
|
||||||
#define I915_EXEC_RING_MASK (7<<0)
|
#define I915_EXEC_RING_MASK (0x3f)
|
||||||
#define I915_EXEC_DEFAULT (0<<0)
|
#define I915_EXEC_DEFAULT (0<<0)
|
||||||
#define I915_EXEC_RENDER (1<<0)
|
#define I915_EXEC_RENDER (1<<0)
|
||||||
#define I915_EXEC_BSD (2<<0)
|
#define I915_EXEC_BSD (2<<0)
|
||||||
|
@ -1120,32 +1162,34 @@ struct drm_i915_gem_busy {
|
||||||
* as busy may become idle before the ioctl is completed.
|
* as busy may become idle before the ioctl is completed.
|
||||||
*
|
*
|
||||||
* Furthermore, if the object is busy, which engine is busy is only
|
* Furthermore, if the object is busy, which engine is busy is only
|
||||||
* provided as a guide. There are race conditions which prevent the
|
* provided as a guide and only indirectly by reporting its class
|
||||||
* report of which engines are busy from being always accurate.
|
* (there may be more than one engine in each class). There are race
|
||||||
* However, the converse is not true. If the object is idle, the
|
* conditions which prevent the report of which engines are busy from
|
||||||
* result of the ioctl, that all engines are idle, is accurate.
|
* being always accurate. However, the converse is not true. If the
|
||||||
|
* object is idle, the result of the ioctl, that all engines are idle,
|
||||||
|
* is accurate.
|
||||||
*
|
*
|
||||||
* The returned dword is split into two fields to indicate both
|
* The returned dword is split into two fields to indicate both
|
||||||
* the engines on which the object is being read, and the
|
* the engine classess on which the object is being read, and the
|
||||||
* engine on which it is currently being written (if any).
|
* engine class on which it is currently being written (if any).
|
||||||
*
|
*
|
||||||
* The low word (bits 0:15) indicate if the object is being written
|
* The low word (bits 0:15) indicate if the object is being written
|
||||||
* to by any engine (there can only be one, as the GEM implicit
|
* to by any engine (there can only be one, as the GEM implicit
|
||||||
* synchronisation rules force writes to be serialised). Only the
|
* synchronisation rules force writes to be serialised). Only the
|
||||||
* engine for the last write is reported.
|
* engine class (offset by 1, I915_ENGINE_CLASS_RENDER is reported as
|
||||||
|
* 1 not 0 etc) for the last write is reported.
|
||||||
*
|
*
|
||||||
* The high word (bits 16:31) are a bitmask of which engines are
|
* The high word (bits 16:31) are a bitmask of which engines classes
|
||||||
* currently reading from the object. Multiple engines may be
|
* are currently reading from the object. Multiple engines may be
|
||||||
* reading from the object simultaneously.
|
* reading from the object simultaneously.
|
||||||
*
|
*
|
||||||
* The value of each engine is the same as specified in the
|
* The value of each engine class is the same as specified in the
|
||||||
* EXECBUFFER2 ioctl, i.e. I915_EXEC_RENDER, I915_EXEC_BSD etc.
|
* I915_CONTEXT_SET_ENGINES parameter and via perf, i.e.
|
||||||
* Note I915_EXEC_DEFAULT is a symbolic value and is mapped to
|
* I915_ENGINE_CLASS_RENDER, I915_ENGINE_CLASS_COPY, etc.
|
||||||
* the I915_EXEC_RENDER engine for execution, and so it is never
|
|
||||||
* reported as active itself. Some hardware may have parallel
|
* reported as active itself. Some hardware may have parallel
|
||||||
* execution engines, e.g. multiple media engines, which are
|
* execution engines, e.g. multiple media engines, which are
|
||||||
* mapped to the same identifier in the EXECBUFFER2 ioctl and
|
* mapped to the same class identifier and so are not separately
|
||||||
* so are not separately reported for busyness.
|
* reported for busyness.
|
||||||
*
|
*
|
||||||
* Caveat emptor:
|
* Caveat emptor:
|
||||||
* Only the boolean result of this query is reliable; that is whether
|
* Only the boolean result of this query is reliable; that is whether
|
||||||
|
@ -1412,16 +1456,158 @@ struct drm_i915_gem_wait {
|
||||||
};
|
};
|
||||||
|
|
||||||
struct drm_i915_gem_context_create {
|
struct drm_i915_gem_context_create {
|
||||||
/* output: id of new context*/
|
__u32 ctx_id; /* output: id of new context*/
|
||||||
__u32 ctx_id;
|
|
||||||
__u32 pad;
|
__u32 pad;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
struct drm_i915_gem_context_create_ext {
|
||||||
|
__u32 ctx_id; /* output: id of new context*/
|
||||||
|
__u32 flags;
|
||||||
|
#define I915_CONTEXT_CREATE_FLAGS_USE_EXTENSIONS (1u << 0)
|
||||||
|
#define I915_CONTEXT_CREATE_FLAGS_UNKNOWN \
|
||||||
|
(-(I915_CONTEXT_CREATE_FLAGS_USE_EXTENSIONS << 1))
|
||||||
|
__u64 extensions;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_i915_gem_context_param {
|
||||||
|
__u32 ctx_id;
|
||||||
|
__u32 size;
|
||||||
|
__u64 param;
|
||||||
|
#define I915_CONTEXT_PARAM_BAN_PERIOD 0x1
|
||||||
|
#define I915_CONTEXT_PARAM_NO_ZEROMAP 0x2
|
||||||
|
#define I915_CONTEXT_PARAM_GTT_SIZE 0x3
|
||||||
|
#define I915_CONTEXT_PARAM_NO_ERROR_CAPTURE 0x4
|
||||||
|
#define I915_CONTEXT_PARAM_BANNABLE 0x5
|
||||||
|
#define I915_CONTEXT_PARAM_PRIORITY 0x6
|
||||||
|
#define I915_CONTEXT_MAX_USER_PRIORITY 1023 /* inclusive */
|
||||||
|
#define I915_CONTEXT_DEFAULT_PRIORITY 0
|
||||||
|
#define I915_CONTEXT_MIN_USER_PRIORITY -1023 /* inclusive */
|
||||||
|
/*
|
||||||
|
* When using the following param, value should be a pointer to
|
||||||
|
* drm_i915_gem_context_param_sseu.
|
||||||
|
*/
|
||||||
|
#define I915_CONTEXT_PARAM_SSEU 0x7
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Not all clients may want to attempt automatic recover of a context after
|
||||||
|
* a hang (for example, some clients may only submit very small incremental
|
||||||
|
* batches relying on known logical state of previous batches which will never
|
||||||
|
* recover correctly and each attempt will hang), and so would prefer that
|
||||||
|
* the context is forever banned instead.
|
||||||
|
*
|
||||||
|
* If set to false (0), after a reset, subsequent (and in flight) rendering
|
||||||
|
* from this context is discarded, and the client will need to create a new
|
||||||
|
* context to use instead.
|
||||||
|
*
|
||||||
|
* If set to true (1), the kernel will automatically attempt to recover the
|
||||||
|
* context by skipping the hanging batch and executing the next batch starting
|
||||||
|
* from the default context state (discarding the incomplete logical context
|
||||||
|
* state lost due to the reset).
|
||||||
|
*
|
||||||
|
* On creation, all new contexts are marked as recoverable.
|
||||||
|
*/
|
||||||
|
#define I915_CONTEXT_PARAM_RECOVERABLE 0x8
|
||||||
|
/* Must be kept compact -- no holes and well documented */
|
||||||
|
|
||||||
|
__u64 value;
|
||||||
|
};
|
||||||
|
|
||||||
|
/**
|
||||||
|
* Context SSEU programming
|
||||||
|
*
|
||||||
|
* It may be necessary for either functional or performance reason to configure
|
||||||
|
* a context to run with a reduced number of SSEU (where SSEU stands for Slice/
|
||||||
|
* Sub-slice/EU).
|
||||||
|
*
|
||||||
|
* This is done by configuring SSEU configuration using the below
|
||||||
|
* @struct drm_i915_gem_context_param_sseu for every supported engine which
|
||||||
|
* userspace intends to use.
|
||||||
|
*
|
||||||
|
* Not all GPUs or engines support this functionality in which case an error
|
||||||
|
* code -ENODEV will be returned.
|
||||||
|
*
|
||||||
|
* Also, flexibility of possible SSEU configuration permutations varies between
|
||||||
|
* GPU generations and software imposed limitations. Requesting such a
|
||||||
|
* combination will return an error code of -EINVAL.
|
||||||
|
*
|
||||||
|
* NOTE: When perf/OA is active the context's SSEU configuration is ignored in
|
||||||
|
* favour of a single global setting.
|
||||||
|
*/
|
||||||
|
struct drm_i915_gem_context_param_sseu {
|
||||||
|
/*
|
||||||
|
* Engine class & instance to be configured or queried.
|
||||||
|
*/
|
||||||
|
struct i915_engine_class_instance engine;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Unused for now. Must be cleared to zero.
|
||||||
|
*/
|
||||||
|
__u32 flags;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Mask of slices to enable for the context. Valid values are a subset
|
||||||
|
* of the bitmask value returned for I915_PARAM_SLICE_MASK.
|
||||||
|
*/
|
||||||
|
__u64 slice_mask;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Mask of subslices to enable for the context. Valid values are a
|
||||||
|
* subset of the bitmask value return by I915_PARAM_SUBSLICE_MASK.
|
||||||
|
*/
|
||||||
|
__u64 subslice_mask;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Minimum/Maximum number of EUs to enable per subslice for the
|
||||||
|
* context. min_eus_per_subslice must be inferior or equal to
|
||||||
|
* max_eus_per_subslice.
|
||||||
|
*/
|
||||||
|
__u16 min_eus_per_subslice;
|
||||||
|
__u16 max_eus_per_subslice;
|
||||||
|
|
||||||
|
/*
|
||||||
|
* Unused for now. Must be cleared to zero.
|
||||||
|
*/
|
||||||
|
__u32 rsvd;
|
||||||
|
};
|
||||||
|
|
||||||
|
struct drm_i915_gem_context_create_ext_setparam {
|
||||||
|
#define I915_CONTEXT_CREATE_EXT_SETPARAM 0
|
||||||
|
struct i915_user_extension base;
|
||||||
|
struct drm_i915_gem_context_param param;
|
||||||
|
};
|
||||||
|
|
||||||
struct drm_i915_gem_context_destroy {
|
struct drm_i915_gem_context_destroy {
|
||||||
__u32 ctx_id;
|
__u32 ctx_id;
|
||||||
__u32 pad;
|
__u32 pad;
|
||||||
};
|
};
|
||||||
|
|
||||||
|
/*
|
||||||
|
* DRM_I915_GEM_VM_CREATE -
|
||||||
|
*
|
||||||
|
* Create a new virtual memory address space (ppGTT) for use within a context
|
||||||
|
* on the same file. Extensions can be provided to configure exactly how the
|
||||||
|
* address space is setup upon creation.
|
||||||
|
*
|
||||||
|
* The id of new VM (bound to the fd) for use with I915_CONTEXT_PARAM_VM is
|
||||||
|
* returned in the outparam @id.
|
||||||
|
*
|
||||||
|
* No flags are defined, with all bits reserved and must be zero.
|
||||||
|
*
|
||||||
|
* An extension chain maybe provided, starting with @extensions, and terminated
|
||||||
|
* by the @next_extension being 0. Currently, no extensions are defined.
|
||||||
|
*
|
||||||
|
* DRM_I915_GEM_VM_DESTROY -
|
||||||
|
*
|
||||||
|
* Destroys a previously created VM id, specified in @id.
|
||||||
|
*
|
||||||
|
* No extensions or flags are allowed currently, and so must be zero.
|
||||||
|
*/
|
||||||
|
struct drm_i915_gem_vm_control {
|
||||||
|
__u64 extensions;
|
||||||
|
__u32 flags;
|
||||||
|
__u32 vm_id;
|
||||||
|
};
|
||||||
|
|
||||||
struct drm_i915_reg_read {
|
struct drm_i915_reg_read {
|
||||||
/*
|
/*
|
||||||
* Register offset.
|
* Register offset.
|
||||||
|
@ -1434,6 +1620,7 @@ struct drm_i915_reg_read {
|
||||||
|
|
||||||
__u64 val; /* Return value */
|
__u64 val; /* Return value */
|
||||||
};
|
};
|
||||||
|
|
||||||
/* Known registers:
|
/* Known registers:
|
||||||
*
|
*
|
||||||
* Render engine timestamp - 0x2358 + 64bit - gen7+
|
* Render engine timestamp - 0x2358 + 64bit - gen7+
|
||||||
|
@ -1473,86 +1660,6 @@ struct drm_i915_gem_userptr {
|
||||||
__u32 handle;
|
__u32 handle;
|
||||||
};
|
};
|
||||||
|
|
||||||
struct drm_i915_gem_context_param {
|
|
||||||
__u32 ctx_id;
|
|
||||||
__u32 size;
|
|
||||||
__u64 param;
|
|
||||||
#define I915_CONTEXT_PARAM_BAN_PERIOD 0x1
|
|
||||||
#define I915_CONTEXT_PARAM_NO_ZEROMAP 0x2
|
|
||||||
#define I915_CONTEXT_PARAM_GTT_SIZE 0x3
|
|
||||||
#define I915_CONTEXT_PARAM_NO_ERROR_CAPTURE 0x4
|
|
||||||
#define I915_CONTEXT_PARAM_BANNABLE 0x5
|
|
||||||
#define I915_CONTEXT_PARAM_PRIORITY 0x6
|
|
||||||
#define I915_CONTEXT_MAX_USER_PRIORITY 1023 /* inclusive */
|
|
||||||
#define I915_CONTEXT_DEFAULT_PRIORITY 0
|
|
||||||
#define I915_CONTEXT_MIN_USER_PRIORITY -1023 /* inclusive */
|
|
||||||
/*
|
|
||||||
* When using the following param, value should be a pointer to
|
|
||||||
* drm_i915_gem_context_param_sseu.
|
|
||||||
*/
|
|
||||||
#define I915_CONTEXT_PARAM_SSEU 0x7
|
|
||||||
__u64 value;
|
|
||||||
};
|
|
||||||
|
|
||||||
/**
|
|
||||||
* Context SSEU programming
|
|
||||||
*
|
|
||||||
* It may be necessary for either functional or performance reason to configure
|
|
||||||
* a context to run with a reduced number of SSEU (where SSEU stands for Slice/
|
|
||||||
* Sub-slice/EU).
|
|
||||||
*
|
|
||||||
* This is done by configuring SSEU configuration using the below
|
|
||||||
* @struct drm_i915_gem_context_param_sseu for every supported engine which
|
|
||||||
* userspace intends to use.
|
|
||||||
*
|
|
||||||
* Not all GPUs or engines support this functionality in which case an error
|
|
||||||
* code -ENODEV will be returned.
|
|
||||||
*
|
|
||||||
* Also, flexibility of possible SSEU configuration permutations varies between
|
|
||||||
* GPU generations and software imposed limitations. Requesting such a
|
|
||||||
* combination will return an error code of -EINVAL.
|
|
||||||
*
|
|
||||||
* NOTE: When perf/OA is active the context's SSEU configuration is ignored in
|
|
||||||
* favour of a single global setting.
|
|
||||||
*/
|
|
||||||
struct drm_i915_gem_context_param_sseu {
|
|
||||||
/*
|
|
||||||
* Engine class & instance to be configured or queried.
|
|
||||||
*/
|
|
||||||
__u16 engine_class;
|
|
||||||
__u16 engine_instance;
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Unused for now. Must be cleared to zero.
|
|
||||||
*/
|
|
||||||
__u32 flags;
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Mask of slices to enable for the context. Valid values are a subset
|
|
||||||
* of the bitmask value returned for I915_PARAM_SLICE_MASK.
|
|
||||||
*/
|
|
||||||
__u64 slice_mask;
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Mask of subslices to enable for the context. Valid values are a
|
|
||||||
* subset of the bitmask value return by I915_PARAM_SUBSLICE_MASK.
|
|
||||||
*/
|
|
||||||
__u64 subslice_mask;
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Minimum/Maximum number of EUs to enable per subslice for the
|
|
||||||
* context. min_eus_per_subslice must be inferior or equal to
|
|
||||||
* max_eus_per_subslice.
|
|
||||||
*/
|
|
||||||
__u16 min_eus_per_subslice;
|
|
||||||
__u16 max_eus_per_subslice;
|
|
||||||
|
|
||||||
/*
|
|
||||||
* Unused for now. Must be cleared to zero.
|
|
||||||
*/
|
|
||||||
__u32 rsvd;
|
|
||||||
};
|
|
||||||
|
|
||||||
enum drm_i915_oa_format {
|
enum drm_i915_oa_format {
|
||||||
I915_OA_FORMAT_A13 = 1, /* HSW only */
|
I915_OA_FORMAT_A13 = 1, /* HSW only */
|
||||||
I915_OA_FORMAT_A29, /* HSW only */
|
I915_OA_FORMAT_A29, /* HSW only */
|
||||||
|
@ -1714,6 +1821,7 @@ struct drm_i915_perf_oa_config {
|
||||||
struct drm_i915_query_item {
|
struct drm_i915_query_item {
|
||||||
__u64 query_id;
|
__u64 query_id;
|
||||||
#define DRM_I915_QUERY_TOPOLOGY_INFO 1
|
#define DRM_I915_QUERY_TOPOLOGY_INFO 1
|
||||||
|
/* Must be kept compact -- no holes and well documented */
|
||||||
|
|
||||||
/*
|
/*
|
||||||
* When set to zero by userspace, this is filled with the size of the
|
* When set to zero by userspace, this is filled with the size of the
|
||||||
|
|
Loading…
Reference in a new issue