mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-21 08:19:28 +00:00
arm64: dts: uniphier: add reset-names to NAND controller node
The Denali NAND controller IP has separate reset control for the controller core and registers. Add the reset-names, and one more phandle accordingly. This is the approved DT-binding. Signed-off-by: Masahiro Yamada <yamada.masahiro@socionext.com>
This commit is contained in:
parent
e42617b825
commit
e98d5023fe
3 changed files with 6 additions and 3 deletions
|
@ -633,7 +633,8 @@ nand: nand@68000000 {
|
|||
pinctrl-0 = <&pinctrl_nand>;
|
||||
clock-names = "nand", "nand_x", "ecc";
|
||||
clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
|
||||
resets = <&sys_rst 2>;
|
||||
reset-names = "nand", "reg";
|
||||
resets = <&sys_rst 2>, <&sys_rst 2>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
@ -937,7 +937,8 @@ nand: nand@68000000 {
|
|||
pinctrl-0 = <&pinctrl_nand>;
|
||||
clock-names = "nand", "nand_x", "ecc";
|
||||
clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
|
||||
resets = <&sys_rst 2>;
|
||||
reset-names = "nand", "reg";
|
||||
resets = <&sys_rst 2>, <&sys_rst 2>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
|
@ -795,7 +795,8 @@ nand: nand@68000000 {
|
|||
pinctrl-0 = <&pinctrl_nand>;
|
||||
clock-names = "nand", "nand_x", "ecc";
|
||||
clocks = <&sys_clk 2>, <&sys_clk 3>, <&sys_clk 3>;
|
||||
resets = <&sys_rst 2>;
|
||||
reset-names = "nand", "reg";
|
||||
resets = <&sys_rst 2>, <&sys_rst 2>;
|
||||
};
|
||||
};
|
||||
};
|
||||
|
|
Loading…
Reference in a new issue