add systimer node and bindings
 -----BEGIN PGP SIGNATURE-----
 
 iQJLBAABCAA1FiEEiUuSfQSYnG8EMsBltDliWyzx00MFAl3JSyMXHG1hdHRoaWFz
 LmJnZ0BnbWFpbC5jb20ACgkQtDliWyzx00Po4g/8Cxj6VgpZY4SJ6/wk/6d6E2vb
 2WoVrprSteQvBG176YbKJL1NTtRaBkDkhhjkLr/itn4Hf7YSujOX2nTjCwFnjGDw
 9VM9KsqLZpZtJ0sWnOwUVMBDu7+CRvnpRlnajSRPl2tfODhoIJZGmv6Aqmx/n3dd
 MECiqv6NROpiriV1lF6Vvip8F8IIkSE9h4yBjLhsnTUXPvThoz6gGSB55yl9onKy
 ReCdS6BCmBiC6vwejKx9uY1EVEhLJFnU3tZadNcTL7x42PXjNnE85liykKUe/bvt
 4RbPhr0qLBBNh7MEE1lZQNCZ+h8sOpcxBMRpHE2Xs2Wh9xY7VgmIBfcEcaW0n4QQ
 nWme7AFuG19iNoMK0VaWkrQRxYInOK8nd3VZpdodwNwROUkdvgXN7rGEQGEQS8hK
 mwGc4l2Dw8wgQak/LMIcghjJD1rAduvS6+AYgtoII5Ii+vtg2fYupHY6PZh5Kx5q
 HJrkgyiZI3rkO756Ug2+ZwTgZIREKgGOHZlAUHpEk9Nah0s17cF8NjXboekbH9Pq
 3iBA7nD+TalZy3hIMgMA7jmYGTWRDRK+EztLWBVHR5Pak8nCSpS67cH+NXmFZZZa
 7Ykl7f/gUid37VSG4WY7xzsqDmmsJV8nA8Uc9DpPWlSv/DwFQLPYPeoHGOY3m7TL
 7D8+5Mleu02vbKzUrg0=
 =ansa
 -----END PGP SIGNATURE-----

Merge tag 'v5.4-next-dts64' of https://git.kernel.org/pub/scm/linux/kernel/git/matthias.bgg/linux into arm/dt

mt8183:
add systimer node and bindings

* tag 'v5.4-next-dts64' of https://git.kernel.org/pub/scm/linux/kernel/git/matthias.bgg/linux:
  arm64: dts: mt8183: add systimer0 device node
  dt-bindings: mediatek: update bindings for MT8183 systimer

Link: https://lore.kernel.org/r/4d3984bd-4bb3-b8c4-6e02-19a7185cd682@gmail.com
Signed-off-by: Olof Johansson <olof@lixom.net>
This commit is contained in:
Olof Johansson 2019-11-11 13:08:42 -08:00
commit f1deadb5be
2 changed files with 10 additions and 0 deletions

View file

@ -21,6 +21,7 @@ Required properties:
* "mediatek,mt6577-timer" for MT6577 and all above compatible timers (GPT)
For those SoCs that use SYST
* "mediatek,mt8183-timer" for MT8183 compatible timers (SYST)
* "mediatek,mt7629-timer" for MT7629 compatible timers (SYST)
* "mediatek,mt6765-timer" for MT6765 and all above compatible timers (SYST)

View file

@ -269,6 +269,15 @@ pwrap: pwrap@1000d000 {
clock-names = "spi", "wrap";
};
systimer: timer@10017000 {
compatible = "mediatek,mt8183-timer",
"mediatek,mt6765-timer";
reg = <0 0x10017000 0 0x1000>;
interrupts = <GIC_SPI 200 IRQ_TYPE_LEVEL_HIGH>;
clocks = <&topckgen CLK_TOP_CLK13M>;
clock-names = "clk13m";
};
auxadc: auxadc@11001000 {
compatible = "mediatek,mt8183-auxadc",
"mediatek,mt8173-auxadc";