arm64: dts: microchip: add missing cache properties
As all level 2 and level 3 caches are unified, add required cache-unified and cache-level properties to fix warnings like: sparx5_pcb125.dtb: l2-cache0: 'cache-level' is a required property Link: https://lore.kernel.org/r/20230421223155.115339-1-krzysztof.kozlowski@linaro.org Signed-off-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org>
This commit is contained in:
parent
4c84cced93
commit
f217d94fc6
|
@ -52,6 +52,8 @@
|
||||||
};
|
};
|
||||||
L2_0: l2-cache0 {
|
L2_0: l2-cache0 {
|
||||||
compatible = "cache";
|
compatible = "cache";
|
||||||
|
cache-level = <2>;
|
||||||
|
cache-unified;
|
||||||
};
|
};
|
||||||
};
|
};
|
||||||
|
|
||||||
|
|
Loading…
Reference in New Issue