mirrors/linux-stable
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git synced 2024-09-12 13:55:32 +00:00
Code Issues Releases Wiki Activity

drm/i915/icl: fix step numbers in icl_display_core_init()

Browse source 
At some point the spec was changed and we never updated the numbers to
match it. Let's try once more to keep them in sync.

Signed-off-by: Lucas De Marchi <lucas.demarchi@intel.com>
Reviewed-by: Rodrigo Vivi <rodrigo.vivi@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20190404230426.15837-2-lucas.demarchi@intel.com
This commit is contained in:
Lucas De Marchi 2019-04-04 16:04:24 -07:00
parent 0fc2273b9a
commit fcfec1fc98
1 changed files with 5 additions and 5 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

10
drivers/gpu/drm/i915/intel_runtime_pm.c
View file

@ -3839,11 +3839,11 @@ void icl_display_core_init(struct drm_i915_private *dev_priv,
/* 1. Enable PCH reset handshake. */
intel_pch_reset_handshake(dev_priv, !HAS_PCH_NOP(dev_priv));
/* 2-3. */
/* 2. Initialize all combo phys */
icl_combo_phys_init(dev_priv);
/*
* 4. Enable Power Well 1 (PG1).
* 3. Enable Power Well 1 (PG1).
* The AUX IO power wells will be enabled on demand.
*/
mutex_lock(&power_domains->lock);
@ -3851,13 +3851,13 @@ void icl_display_core_init(struct drm_i915_private *dev_priv,
intel_power_well_enable(dev_priv, well);
mutex_unlock(&power_domains->lock);
/* 5. Enable CDCLK. */
/* 4. Enable CDCLK. */
intel_cdclk_init(dev_priv);
/* 6. Enable DBUF. */
/* 5. Enable DBUF. */
icl_dbuf_enable(dev_priv);
/* 7. Setup MBUS. */
/* 6. Setup MBUS. */
icl_mbus_init(dev_priv);
if (resume && dev_priv->csr.dmc_payload)