mirrors/linux-stable
1
0
Fork 0
mirror of https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git synced 2024-10-06 08:46:46 +00:00
Code Issues Releases Wiki Activity

media: rcar-vin: Enable support for R8A774E1

Browse source 
Add the SoC specific information for RZ/G2H (R8A774E1) SoC. Also add
the routing information between CSI2 and VIN (which is similar to
R-Car H3 except it lacks CSI41).

Signed-off-by: Lad Prabhakar <prabhakar.mahadev-lad.rj@bp.renesas.com>
Reviewed-by: Marian-Cristian Rotariu <marian-cristian.rotariu.rb@bp.renesas.com>
Reviewed-by: Niklas Söderlund <niklas.soderlund+renesas@ragnatech.se>
Signed-off-by: Hans Verkuil <hverkuil-cisco@xs4all.nl>
Signed-off-by: Mauro Carvalho Chehab <mchehab+huawei@kernel.org>
This commit is contained in:
Lad Prabhakar 2020-07-16 19:18:34 +02:00 committed by Mauro Carvalho Chehab
parent bc39d30645
commit fe98df32bd
1 changed files with 40 additions and 0 deletions
Show stats Download patch file Download diff file Expand all files Collapse all files

40
drivers/media/platform/rcar-vin/rcar-core.c
View file

@ -944,6 +944,42 @@ static const struct rvin_info rcar_info_gen2 = {
.max_height = 2048,
};
static const struct rvin_group_route rcar_info_r8a774e1_routes[] = {
{ .csi = RVIN_CSI40, .channel = 0, .vin = 0, .mask = BIT(0) | BIT(3) },
{ .csi = RVIN_CSI20, .channel = 0, .vin = 0, .mask = BIT(1) | BIT(4) },
{ .csi = RVIN_CSI40, .channel = 1, .vin = 0, .mask = BIT(2) },
{ .csi = RVIN_CSI20, .channel = 0, .vin = 1, .mask = BIT(0) },
{ .csi = RVIN_CSI40, .channel = 1, .vin = 1, .mask = BIT(1) | BIT(3) },
{ .csi = RVIN_CSI40, .channel = 0, .vin = 1, .mask = BIT(2) },
{ .csi = RVIN_CSI20, .channel = 1, .vin = 1, .mask = BIT(4) },
{ .csi = RVIN_CSI20, .channel = 1, .vin = 2, .mask = BIT(0) },
{ .csi = RVIN_CSI40, .channel = 0, .vin = 2, .mask = BIT(1) },
{ .csi = RVIN_CSI20, .channel = 0, .vin = 2, .mask = BIT(2) },
{ .csi = RVIN_CSI40, .channel = 2, .vin = 2, .mask = BIT(3) },
{ .csi = RVIN_CSI20, .channel = 2, .vin = 2, .mask = BIT(4) },
{ .csi = RVIN_CSI40, .channel = 1, .vin = 3, .mask = BIT(0) },
{ .csi = RVIN_CSI20, .channel = 1, .vin = 3, .mask = BIT(1) | BIT(2) },
{ .csi = RVIN_CSI40, .channel = 3, .vin = 3, .mask = BIT(3) },
{ .csi = RVIN_CSI20, .channel = 3, .vin = 3, .mask = BIT(4) },
{ .csi = RVIN_CSI20, .channel = 0, .vin = 4, .mask = BIT(1) | BIT(4) },
{ .csi = RVIN_CSI20, .channel = 0, .vin = 5, .mask = BIT(0) },
{ .csi = RVIN_CSI20, .channel = 1, .vin = 5, .mask = BIT(4) },
{ .csi = RVIN_CSI20, .channel = 1, .vin = 6, .mask = BIT(0) },
{ .csi = RVIN_CSI20, .channel = 0, .vin = 6, .mask = BIT(2) },
{ .csi = RVIN_CSI20, .channel = 2, .vin = 6, .mask = BIT(4) },
{ .csi = RVIN_CSI20, .channel = 1, .vin = 7, .mask = BIT(1) | BIT(2) },
{ .csi = RVIN_CSI20, .channel = 3, .vin = 7, .mask = BIT(4) },
{ /* Sentinel */ }
};
static const struct rvin_info rcar_info_r8a774e1 = {
.model = RCAR_GEN3,
.use_mc = true,
.max_width = 4096,
.max_height = 4096,
.routes = rcar_info_r8a774e1_routes,
};
static const struct rvin_group_route rcar_info_r8a7795_routes[] = {
{ .csi = RVIN_CSI40, .channel = 0, .vin = 0, .mask = BIT(0) | BIT(3) },
{ .csi = RVIN_CSI20, .channel = 0, .vin = 0, .mask = BIT(1) | BIT(4) },
@ -1220,6 +1256,10 @@ static const struct of_device_id rvin_of_id_table[] = {
.compatible = "renesas,vin-r8a774c0",
.data = &rcar_info_r8a77990,
},
{
.compatible = "renesas,vin-r8a774e1",
.data = &rcar_info_r8a774e1,
},
{
.compatible = "renesas,vin-r8a7778",
.data = &rcar_info_m1,