mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-26 19:00:25 +00:00
crypto: picoxcell - Remove PicoXcell driver
PicoXcell has had nothing but treewide cleanups for at least the last 8 years and no signs of activity. The most recent activity is a yocto vendor kernel based on v3.0 in 2015. Cc: Jamie Iles <jamie@jamieiles.com> Cc: Herbert Xu <herbert@gondor.apana.org.au> Cc: "David S. Miller" <davem@davemloft.net> Cc: linux-crypto@vger.kernel.org Signed-off-by: Rob Herring <robh@kernel.org> Acked-by: Ard Biesheuvel <ardb@kernel.org> Signed-off-by: Herbert Xu <herbert@gondor.apana.org.au>
This commit is contained in:
parent
1862eb0073
commit
fecff3b931
4 changed files with 0 additions and 1941 deletions
|
@ -403,24 +403,6 @@ config CRYPTO_DEV_OMAP_DES
|
|||
|
||||
endif # CRYPTO_DEV_OMAP
|
||||
|
||||
config CRYPTO_DEV_PICOXCELL
|
||||
tristate "Support for picoXcell IPSEC and Layer2 crypto engines"
|
||||
depends on (ARCH_PICOXCELL || COMPILE_TEST) && HAVE_CLK
|
||||
select CRYPTO_AEAD
|
||||
select CRYPTO_AES
|
||||
select CRYPTO_AUTHENC
|
||||
select CRYPTO_SKCIPHER
|
||||
select CRYPTO_LIB_DES
|
||||
select CRYPTO_CBC
|
||||
select CRYPTO_ECB
|
||||
select CRYPTO_SEQIV
|
||||
help
|
||||
This option enables support for the hardware offload engines in the
|
||||
Picochip picoXcell SoC devices. Select this for IPSEC ESP offload
|
||||
and for 3gpp Layer 2 ciphering support.
|
||||
|
||||
Saying m here will build a module named picoxcell_crypto.
|
||||
|
||||
config CRYPTO_DEV_SAHARA
|
||||
tristate "Support for SAHARA crypto accelerator"
|
||||
depends on ARCH_MXC && OF
|
||||
|
|
|
@ -30,7 +30,6 @@ obj-$(CONFIG_CRYPTO_DEV_OMAP_DES) += omap-des.o
|
|||
obj-$(CONFIG_CRYPTO_DEV_OMAP_SHAM) += omap-sham.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_PADLOCK_AES) += padlock-aes.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_PADLOCK_SHA) += padlock-sha.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_PICOXCELL) += picoxcell_crypto.o
|
||||
obj-$(CONFIG_CRYPTO_DEV_PPC4XX) += amcc/
|
||||
obj-$(CONFIG_CRYPTO_DEV_QAT) += qat/
|
||||
obj-$(CONFIG_CRYPTO_DEV_QCE) += qce/
|
||||
|
|
File diff suppressed because it is too large
Load diff
|
@ -1,115 +0,0 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
||||
/*
|
||||
* Copyright (c) 2010 Picochip Ltd., Jamie Iles
|
||||
*/
|
||||
#ifndef __PICOXCELL_CRYPTO_REGS_H__
|
||||
#define __PICOXCELL_CRYPTO_REGS_H__
|
||||
|
||||
#define SPA_STATUS_OK 0
|
||||
#define SPA_STATUS_ICV_FAIL 1
|
||||
#define SPA_STATUS_MEMORY_ERROR 2
|
||||
#define SPA_STATUS_BLOCK_ERROR 3
|
||||
|
||||
#define SPA_IRQ_CTRL_STAT_CNT_OFFSET 16
|
||||
#define SPA_IRQ_STAT_STAT_MASK (1 << 4)
|
||||
#define SPA_FIFO_STAT_STAT_OFFSET 16
|
||||
#define SPA_FIFO_STAT_STAT_CNT_MASK (0x3F << SPA_FIFO_STAT_STAT_OFFSET)
|
||||
#define SPA_STATUS_RES_CODE_OFFSET 24
|
||||
#define SPA_STATUS_RES_CODE_MASK (0x3 << SPA_STATUS_RES_CODE_OFFSET)
|
||||
#define SPA_KEY_SZ_CTX_INDEX_OFFSET 8
|
||||
#define SPA_KEY_SZ_CIPHER_OFFSET 31
|
||||
|
||||
#define SPA_IRQ_EN_REG_OFFSET 0x00000000
|
||||
#define SPA_IRQ_STAT_REG_OFFSET 0x00000004
|
||||
#define SPA_IRQ_CTRL_REG_OFFSET 0x00000008
|
||||
#define SPA_FIFO_STAT_REG_OFFSET 0x0000000C
|
||||
#define SPA_SDMA_BRST_SZ_REG_OFFSET 0x00000010
|
||||
#define SPA_SRC_PTR_REG_OFFSET 0x00000020
|
||||
#define SPA_DST_PTR_REG_OFFSET 0x00000024
|
||||
#define SPA_OFFSET_REG_OFFSET 0x00000028
|
||||
#define SPA_AAD_LEN_REG_OFFSET 0x0000002C
|
||||
#define SPA_PROC_LEN_REG_OFFSET 0x00000030
|
||||
#define SPA_ICV_LEN_REG_OFFSET 0x00000034
|
||||
#define SPA_ICV_OFFSET_REG_OFFSET 0x00000038
|
||||
#define SPA_SW_CTRL_REG_OFFSET 0x0000003C
|
||||
#define SPA_CTRL_REG_OFFSET 0x00000040
|
||||
#define SPA_AUX_INFO_REG_OFFSET 0x0000004C
|
||||
#define SPA_STAT_POP_REG_OFFSET 0x00000050
|
||||
#define SPA_STATUS_REG_OFFSET 0x00000054
|
||||
#define SPA_KEY_SZ_REG_OFFSET 0x00000100
|
||||
#define SPA_CIPH_KEY_BASE_REG_OFFSET 0x00004000
|
||||
#define SPA_HASH_KEY_BASE_REG_OFFSET 0x00008000
|
||||
#define SPA_RC4_CTX_BASE_REG_OFFSET 0x00020000
|
||||
|
||||
#define SPA_IRQ_EN_REG_RESET 0x00000000
|
||||
#define SPA_IRQ_CTRL_REG_RESET 0x00000000
|
||||
#define SPA_FIFO_STAT_REG_RESET 0x00000000
|
||||
#define SPA_SDMA_BRST_SZ_REG_RESET 0x00000000
|
||||
#define SPA_SRC_PTR_REG_RESET 0x00000000
|
||||
#define SPA_DST_PTR_REG_RESET 0x00000000
|
||||
#define SPA_OFFSET_REG_RESET 0x00000000
|
||||
#define SPA_AAD_LEN_REG_RESET 0x00000000
|
||||
#define SPA_PROC_LEN_REG_RESET 0x00000000
|
||||
#define SPA_ICV_LEN_REG_RESET 0x00000000
|
||||
#define SPA_ICV_OFFSET_REG_RESET 0x00000000
|
||||
#define SPA_SW_CTRL_REG_RESET 0x00000000
|
||||
#define SPA_CTRL_REG_RESET 0x00000000
|
||||
#define SPA_AUX_INFO_REG_RESET 0x00000000
|
||||
#define SPA_STAT_POP_REG_RESET 0x00000000
|
||||
#define SPA_STATUS_REG_RESET 0x00000000
|
||||
#define SPA_KEY_SZ_REG_RESET 0x00000000
|
||||
|
||||
#define SPA_CTRL_HASH_ALG_IDX 4
|
||||
#define SPA_CTRL_CIPH_MODE_IDX 8
|
||||
#define SPA_CTRL_HASH_MODE_IDX 12
|
||||
#define SPA_CTRL_CTX_IDX 16
|
||||
#define SPA_CTRL_ENCRYPT_IDX 24
|
||||
#define SPA_CTRL_AAD_COPY 25
|
||||
#define SPA_CTRL_ICV_PT 26
|
||||
#define SPA_CTRL_ICV_ENC 27
|
||||
#define SPA_CTRL_ICV_APPEND 28
|
||||
#define SPA_CTRL_KEY_EXP 29
|
||||
|
||||
#define SPA_KEY_SZ_CXT_IDX 8
|
||||
#define SPA_KEY_SZ_CIPHER_IDX 31
|
||||
|
||||
#define SPA_IRQ_EN_CMD0_EN (1 << 0)
|
||||
#define SPA_IRQ_EN_STAT_EN (1 << 4)
|
||||
#define SPA_IRQ_EN_GLBL_EN (1 << 31)
|
||||
|
||||
#define SPA_CTRL_CIPH_ALG_NULL 0x00
|
||||
#define SPA_CTRL_CIPH_ALG_DES 0x01
|
||||
#define SPA_CTRL_CIPH_ALG_AES 0x02
|
||||
#define SPA_CTRL_CIPH_ALG_RC4 0x03
|
||||
#define SPA_CTRL_CIPH_ALG_MULTI2 0x04
|
||||
#define SPA_CTRL_CIPH_ALG_KASUMI 0x05
|
||||
|
||||
#define SPA_CTRL_HASH_ALG_NULL (0x00 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_MD5 (0x01 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_SHA (0x02 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_SHA224 (0x03 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_SHA256 (0x04 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_SHA384 (0x05 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_SHA512 (0x06 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_AESMAC (0x07 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_AESCMAC (0x08 << SPA_CTRL_HASH_ALG_IDX)
|
||||
#define SPA_CTRL_HASH_ALG_KASF9 (0x09 << SPA_CTRL_HASH_ALG_IDX)
|
||||
|
||||
#define SPA_CTRL_CIPH_MODE_NULL (0x00 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
#define SPA_CTRL_CIPH_MODE_ECB (0x00 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
#define SPA_CTRL_CIPH_MODE_CBC (0x01 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
#define SPA_CTRL_CIPH_MODE_CTR (0x02 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
#define SPA_CTRL_CIPH_MODE_CCM (0x03 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
#define SPA_CTRL_CIPH_MODE_GCM (0x05 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
#define SPA_CTRL_CIPH_MODE_OFB (0x07 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
#define SPA_CTRL_CIPH_MODE_CFB (0x08 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
#define SPA_CTRL_CIPH_MODE_F8 (0x09 << SPA_CTRL_CIPH_MODE_IDX)
|
||||
|
||||
#define SPA_CTRL_HASH_MODE_RAW (0x00 << SPA_CTRL_HASH_MODE_IDX)
|
||||
#define SPA_CTRL_HASH_MODE_SSLMAC (0x01 << SPA_CTRL_HASH_MODE_IDX)
|
||||
#define SPA_CTRL_HASH_MODE_HMAC (0x02 << SPA_CTRL_HASH_MODE_IDX)
|
||||
|
||||
#define SPA_FIFO_STAT_EMPTY (1 << 31)
|
||||
#define SPA_FIFO_CMD_FULL (1 << 7)
|
||||
|
||||
#endif /* __PICOXCELL_CRYPTO_REGS_H__ */
|
Loading…
Reference in a new issue