3 commits

Author	SHA1	Message	Date
Guo Ren	761b4f694c	csky: Support icache flush without specific instructions ... Some CPUs don't support icache specific instructions to flush icache lines in broadcast way. We use cpu control registers to flush local icache and use IPI to notify other cores. Signed-off-by: Guo Ren <guoren@linux.alibaba.com>	2020-02-21 15:43:24 +08:00
Guo Ren	ae76f635d4	csky: Optimize arch_sync_dma_for_cpu/device with dma_inv_range ... DMA_FROM_DEVICE only need to read dma data of memory into CPU cache, so there is no need to clear cache before. Also clear + inv for DMA_FROM_DEVICE won't cause problem, because the memory range for dma won't be touched by software during dma working. Changes for V2: - Remove clr cache and ignore the DMA_TO_DEVICE in _for_cpu. - Change inv to wbinv cache with DMA_FROM_DEVICE in _for_device. Signed-off-by: Guo Ren <ren_guo@c-sky.com> Cc: Arnd Bergmann <arnd@arndb.de>	2019-08-06 15:15:34 +08:00
Guo Ren	00a9730e10	csky: Cache and TLB routines ... This patch adds cache and tlb sync codes for abiv1 & abiv2. Signed-off-by: Guo Ren <ren_guo@c-sky.com> Reviewed-by: Arnd Bergmann <arnd@arndb.de>	2018-10-25 23:36:19 +08:00