mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-27 12:57:53 +00:00
e72efb5d4f
Add dedicated schema for X1E80100 PMIC ARB. This is not the first platform to introduce multiple buses. In fact, all platforms that implement the version 7 for the SPMI PMIC arbiter have multiple buses. Since the compatible should not be version based, the platform specific one is used. The X1E80100 platform is the first platform to really need the second master, as all the available boards have the PMICs that provide the eUSB2 repeater on the second bus. Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Signed-off-by: Abel Vesa <abel.vesa@linaro.org> Link: https://lore.kernel.org/r/20240417-spmi-multi-master-support-v10-1-5bc6d322e266@linaro.org Signed-off-by: Stephen Boyd <sboyd@kernel.org> Link: https://lore.kernel.org/r/20240507210809.3479953-7-sboyd@kernel.org Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
136 lines
3.2 KiB
YAML
136 lines
3.2 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/spmi/qcom,x1e80100-spmi-pmic-arb.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Qualcomm X1E80100 SPMI Controller (PMIC Arbiter v7)
|
|
|
|
maintainers:
|
|
- Stephen Boyd <sboyd@kernel.org>
|
|
|
|
description: |
|
|
The X1E80100 SPMI PMIC Arbiter implements HW version 7 and it's an SPMI
|
|
controller with wrapping arbitration logic to allow for multiple on-chip
|
|
devices to control up to 2 SPMI separate buses.
|
|
|
|
The PMIC Arbiter can also act as an interrupt controller, providing interrupts
|
|
to slave devices.
|
|
|
|
properties:
|
|
compatible:
|
|
const: qcom,x1e80100-spmi-pmic-arb
|
|
|
|
reg:
|
|
items:
|
|
- description: core registers
|
|
- description: tx-channel per virtual slave registers
|
|
- description: rx-channel (called observer) per virtual slave registers
|
|
|
|
reg-names:
|
|
items:
|
|
- const: core
|
|
- const: chnls
|
|
- const: obsrvr
|
|
|
|
ranges: true
|
|
|
|
'#address-cells':
|
|
const: 2
|
|
|
|
'#size-cells':
|
|
const: 2
|
|
|
|
qcom,ee:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 0
|
|
maximum: 5
|
|
description: >
|
|
indicates the active Execution Environment identifier
|
|
|
|
qcom,channel:
|
|
$ref: /schemas/types.yaml#/definitions/uint32
|
|
minimum: 0
|
|
maximum: 5
|
|
description: >
|
|
which of the PMIC Arb provided channels to use for accesses
|
|
|
|
patternProperties:
|
|
"^spmi@[a-f0-9]+$":
|
|
type: object
|
|
$ref: /schemas/spmi/spmi.yaml
|
|
unevaluatedProperties: false
|
|
|
|
properties:
|
|
reg:
|
|
items:
|
|
- description: configuration registers
|
|
- description: interrupt controller registers
|
|
|
|
reg-names:
|
|
items:
|
|
- const: cnfg
|
|
- const: intr
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
interrupt-names:
|
|
const: periph_irq
|
|
|
|
interrupt-controller: true
|
|
|
|
'#interrupt-cells':
|
|
const: 4
|
|
description: |
|
|
cell 1: slave ID for the requested interrupt (0-15)
|
|
cell 2: peripheral ID for requested interrupt (0-255)
|
|
cell 3: the requested peripheral interrupt (0-7)
|
|
cell 4: interrupt flags indicating level-sense information,
|
|
as defined in dt-bindings/interrupt-controller/irq.h
|
|
|
|
required:
|
|
- compatible
|
|
- reg-names
|
|
- qcom,ee
|
|
- qcom,channel
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
|
|
soc {
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
|
|
spmi: arbiter@c400000 {
|
|
compatible = "qcom,x1e80100-spmi-pmic-arb";
|
|
reg = <0 0x0c400000 0 0x3000>,
|
|
<0 0x0c500000 0 0x4000000>,
|
|
<0 0x0c440000 0 0x80000>;
|
|
reg-names = "core", "chnls", "obsrvr";
|
|
|
|
qcom,ee = <0>;
|
|
qcom,channel = <0>;
|
|
|
|
#address-cells = <2>;
|
|
#size-cells = <2>;
|
|
ranges;
|
|
|
|
spmi_bus0: spmi@c42d000 {
|
|
reg = <0 0x0c42d000 0 0x4000>,
|
|
<0 0x0c4c0000 0 0x10000>;
|
|
reg-names = "cnfg", "intr";
|
|
|
|
interrupt-names = "periph_irq";
|
|
interrupts-extended = <&pdc 1 IRQ_TYPE_LEVEL_HIGH>;
|
|
interrupt-controller;
|
|
#interrupt-cells = <4>;
|
|
|
|
#address-cells = <2>;
|
|
#size-cells = <0>;
|
|
};
|
|
};
|
|
};
|