mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-21 16:29:59 +00:00
![Bryan Wu](/assets/img/avatar_default.png)
This adds support for the Analog Devices Blackfin processor architecture, and currently supports the BF533, BF532, BF531, BF537, BF536, BF534, and BF561 (Dual Core) devices, with a variety of development platforms including those avaliable from Analog Devices (BF533-EZKit, BF533-STAMP, BF537-STAMP, BF561-EZKIT), and Bluetechnix! Tinyboards. The Blackfin architecture was jointly developed by Intel and Analog Devices Inc. (ADI) as the Micro Signal Architecture (MSA) core and introduced it in December of 2000. Since then ADI has put this core into its Blackfin processor family of devices. The Blackfin core has the advantages of a clean, orthogonal,RISC-like microprocessor instruction set. It combines a dual-MAC (Multiply/Accumulate), state-of-the-art signal processing engine and single-instruction, multiple-data (SIMD) multimedia capabilities into a single instruction-set architecture. The Blackfin architecture, including the instruction set, is described by the ADSP-BF53x/BF56x Blackfin Processor Programming Reference http://blackfin.uclinux.org/gf/download/frsrelease/29/2549/Blackfin_PRM.pdf The Blackfin processor is already supported by major releases of gcc, and there are binary and source rpms/tarballs for many architectures at: http://blackfin.uclinux.org/gf/project/toolchain/frs There is complete documentation, including "getting started" guides available at: http://docs.blackfin.uclinux.org/ which provides links to the sources and patches you will need in order to set up a cross-compiling environment for bfin-linux-uclibc This patch, as well as the other patches (toolchain, distribution, uClibc) are actively supported by Analog Devices Inc, at: http://blackfin.uclinux.org/ We have tested this on LTP, and our test plan (including pass/fails) can be found at: http://docs.blackfin.uclinux.org/doku.php?id=testing_the_linux_kernel [m.kozlowski@tuxland.pl: balance parenthesis in blackfin header files] Signed-off-by: Bryan Wu <bryan.wu@analog.com> Signed-off-by: Mariusz Kozlowski <m.kozlowski@tuxland.pl> Signed-off-by: Aubrey Li <aubrey.li@analog.com> Signed-off-by: Jie Zhang <jie.zhang@analog.com> Signed-off-by: Andrew Morton <akpm@linux-foundation.org> Signed-off-by: Linus Torvalds <torvalds@linux-foundation.org>
175 lines
4.6 KiB
C
175 lines
4.6 KiB
C
/*
|
|
* File: include/asm-blackfin/bfin_sport.h
|
|
* Based on:
|
|
* Author: Roy Huang (roy.huang@analog.com)
|
|
*
|
|
* Created: Thu Aug. 24 2006
|
|
* Description:
|
|
*
|
|
* Modified:
|
|
* Copyright 2004-2006 Analog Devices Inc.
|
|
*
|
|
* Bugs: Enter bugs at http://blackfin.uclinux.org/
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, see the file COPYING, or write
|
|
* to the Free Software Foundation, Inc.,
|
|
* 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
#ifndef __BFIN_SPORT_H__
|
|
#define __BFIN_SPORT_H__
|
|
|
|
#define SPORT_MAJOR 237
|
|
#define SPORT_NR_DEVS 2
|
|
|
|
/* Sport mode: it can be set to TDM, i2s or others */
|
|
#define NORM_MODE 0x0
|
|
#define TDM_MODE 0x1
|
|
#define I2S_MODE 0x2
|
|
|
|
/* Data format, normal, a-law or u-law */
|
|
#define NORM_FORMAT 0x0
|
|
#define ALAW_FORMAT 0x2
|
|
#define ULAW_FORMAT 0x3
|
|
struct sport_register;
|
|
|
|
/* Function driver which use sport must initialize the structure */
|
|
struct sport_config {
|
|
/*TDM (multichannels), I2S or other mode */
|
|
unsigned int mode:3;
|
|
|
|
/* if TDM mode is selected, channels must be set */
|
|
int channels; /* Must be in 8 units */
|
|
unsigned int frame_delay:4; /* Delay between frame sync pulse and first bit */
|
|
|
|
/* I2S mode */
|
|
unsigned int right_first:1; /* Right stereo channel first */
|
|
|
|
/* In mormal mode, the following item need to be set */
|
|
unsigned int lsb_first:1; /* order of transmit or receive data */
|
|
unsigned int fsync:1; /* Frame sync required */
|
|
unsigned int data_indep:1; /* data independent frame sync generated */
|
|
unsigned int act_low:1; /* Active low TFS */
|
|
unsigned int late_fsync:1; /* Late frame sync */
|
|
unsigned int tckfe:1;
|
|
unsigned int sec_en:1; /* Secondary side enabled */
|
|
|
|
/* Choose clock source */
|
|
unsigned int int_clk:1; /* Internal or external clock */
|
|
|
|
/* If external clock is used, the following fields are ignored */
|
|
int serial_clk;
|
|
int fsync_clk;
|
|
|
|
unsigned int data_format:2; /*Normal, u-law or a-law */
|
|
|
|
int word_len; /* How length of the word in bits, 3-32 bits */
|
|
int dma_enabled;
|
|
};
|
|
|
|
struct sport_register {
|
|
unsigned short tcr1;
|
|
unsigned short reserved0;
|
|
unsigned short tcr2;
|
|
unsigned short reserved1;
|
|
unsigned short tclkdiv;
|
|
unsigned short reserved2;
|
|
unsigned short tfsdiv;
|
|
unsigned short reserved3;
|
|
unsigned long tx;
|
|
unsigned long reserved_l0;
|
|
unsigned long rx;
|
|
unsigned long reserved_l1;
|
|
unsigned short rcr1;
|
|
unsigned short reserved4;
|
|
unsigned short rcr2;
|
|
unsigned short reserved5;
|
|
unsigned short rclkdiv;
|
|
unsigned short reserved6;
|
|
unsigned short rfsdiv;
|
|
unsigned short reserved7;
|
|
unsigned short stat;
|
|
unsigned short reserved8;
|
|
unsigned short chnl;
|
|
unsigned short reserved9;
|
|
unsigned short mcmc1;
|
|
unsigned short reserved10;
|
|
unsigned short mcmc2;
|
|
unsigned short reserved11;
|
|
unsigned long mtcs0;
|
|
unsigned long mtcs1;
|
|
unsigned long mtcs2;
|
|
unsigned long mtcs3;
|
|
unsigned long mrcs0;
|
|
unsigned long mrcs1;
|
|
unsigned long mrcs2;
|
|
unsigned long mrcs3;
|
|
};
|
|
|
|
#define SPORT_IOC_MAGIC 'P'
|
|
#define SPORT_IOC_CONFIG _IOWR('P', 0x01, struct sport_config)
|
|
|
|
/* Test purpose */
|
|
#define ENABLE_AD73311 _IOWR('P', 0x02, int)
|
|
|
|
struct sport_dev {
|
|
struct cdev cdev; /* Char device structure */
|
|
|
|
int sport_num;
|
|
|
|
int dma_rx_chan;
|
|
int dma_tx_chan;
|
|
|
|
int rx_irq;
|
|
unsigned char *rx_buf; /* Buffer store the received data */
|
|
int rx_len; /* How many bytes will be received */
|
|
int rx_received; /* How many bytes has been received */
|
|
|
|
int tx_irq;
|
|
const unsigned char *tx_buf;
|
|
int tx_len;
|
|
int tx_sent;
|
|
|
|
int sport_err_irq;
|
|
|
|
struct mutex mutex; /* mutual exclusion semaphore */
|
|
struct task_struct *task;
|
|
|
|
wait_queue_head_t waitq;
|
|
int wait_con;
|
|
struct sport_register *regs;
|
|
struct sport_config config;
|
|
};
|
|
|
|
#define SPORT_TCR1 0
|
|
#define SPORT_TCR2 1
|
|
#define SPORT_TCLKDIV 2
|
|
#define SPORT_TFSDIV 3
|
|
#define SPORT_RCR1 8
|
|
#define SPORT_RCR2 9
|
|
#define SPORT_RCLKDIV 10
|
|
#define SPORT_RFSDIV 11
|
|
#define SPORT_CHANNEL 13
|
|
#define SPORT_MCMC1 14
|
|
#define SPORT_MCMC2 15
|
|
#define SPORT_MTCS0 16
|
|
#define SPORT_MTCS1 17
|
|
#define SPORT_MTCS2 18
|
|
#define SPORT_MTCS3 19
|
|
#define SPORT_MRCS0 20
|
|
#define SPORT_MRCS1 21
|
|
#define SPORT_MRCS2 22
|
|
#define SPORT_MRCS3 23
|
|
|
|
#endif /*__BFIN_SPORT_H__*/
|