Dave Jiang 7ed62bc344 cxl: Fix retrieving of access_coordinates in PCIe path ... [ Upstream commit 592780b839 ] Current loop in cxl_endpoint_get_perf_coordinates() incorrectly assumes the Root Port (RP) dport is the one with generic port access_coordinate. However those coordinates are one level up in the Host Bridge (HB). Current code causes the computation code to pick up 0s as the coordinates and cause minimal bandwidth to result in 0. Add check to skip RP when combining coordinates. Fixes: 14a6960b3e ("cxl: Add helper function that calculate performance data for downstream ports") Reported-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by: Jonathan Cameron <Jonathan.Cameron@huawei.com> Reviewed-by: Dan Williams <dan.j.williams@intel.com> Link: https://lore.kernel.org/r/20240403154844.3403859-3-dave.jiang@intel.com Signed-off-by: Dave Jiang <dave.jiang@intel.com> Signed-off-by: Sasha Levin <sashal@kernel.org>		2024-04-17 11:23:30 +02:00
..
core	cxl: Fix retrieving of access_coordinates in PCIe path	2024-04-17 11:23:30 +02:00
Kconfig	cxl: Add callback to parse the DSMAS subtables from CDAT	2023-12-22 14:33:10 -08:00
Makefile	cxl/pmem: Introduce nvdimm_security_ops with ->get_flags() operation	2022-11-30 16:30:47 -08:00
acpi.c	ACPI: HMAT / cxl: Add retrieval of generic port coordinates for both access classes	2024-04-17 11:23:29 +02:00
cxl.h	cxl: Split out host bridge access coordinates	2024-04-17 11:23:30 +02:00
cxlmem.h	cxl: Change 'struct cxl_memdev_state' *_perf_list to single 'struct cxl_dpa_perf'	2024-02-16 23:20:34 -08:00
cxlpci.h	cxl: Calculate and store PCI link latency for the downstream ports	2023-12-22 14:53:49 -08:00
mem.c	cxl: Fix sysfs export of qos_class for memdev	2024-02-16 23:20:34 -08:00
pci.c	acpi/ghes: Remove CXL CPER notifications	2024-02-20 22:50:52 -08:00
pmem.c	cxl/mbox: Move mailbox related driver state to its own data structure	2023-06-25 14:31:08 -07:00
pmu.h	cxl/pci: Find and register CXL PMU devices	2023-05-30 11:20:35 -07:00
port.c	cxl: Refactor to use __free() for cxl_root allocation in cxl_endpoint_port_probe()	2024-01-05 14:36:29 -08:00
security.c	Merge branch 'for-6.5/cxl-type-2' into for-6.5/cxl	2023-06-25 17:16:51 -07:00