mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-29 05:44:11 +00:00
258bbef06c
HI3670 SoC is architecturally same as the HI3660 SoC. Hence, the same driver is reused for HI3670 SoC and the binding is documented here which uses the fallback approach. Signed-off-by: Manivannan Sadhasivam <manivannan.sadhasivam@linaro.org> Acked-by: Philipp Zabel <p.zabel@pengutronix.de> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Wei Xu <xuwei5@hisilicon.com>
44 lines
1.3 KiB
Text
44 lines
1.3 KiB
Text
Hisilicon System Reset Controller
|
|
======================================
|
|
|
|
Please also refer to reset.txt in this directory for common reset
|
|
controller binding usage.
|
|
|
|
The reset controller registers are part of the system-ctl block on
|
|
hi3660 and hi3670 SoCs.
|
|
|
|
Required properties:
|
|
- compatible: should be one of the following:
|
|
"hisilicon,hi3660-reset" for HI3660
|
|
"hisilicon,hi3670-reset", "hisilicon,hi3660-reset" for HI3670
|
|
- hisi,rst-syscon: phandle of the reset's syscon.
|
|
- #reset-cells : Specifies the number of cells needed to encode a
|
|
reset source. The type shall be a <u32> and the value shall be 2.
|
|
|
|
Cell #1 : offset of the reset assert control
|
|
register from the syscon register base
|
|
offset + 4: deassert control register
|
|
offset + 8: status control register
|
|
Cell #2 : bit position of the reset in the reset control register
|
|
|
|
Example:
|
|
iomcu: iomcu@ffd7e000 {
|
|
compatible = "hisilicon,hi3660-iomcu", "syscon";
|
|
reg = <0x0 0xffd7e000 0x0 0x1000>;
|
|
};
|
|
|
|
iomcu_rst: iomcu_rst_controller {
|
|
compatible = "hisilicon,hi3660-reset";
|
|
hisi,rst-syscon = <&iomcu>;
|
|
#reset-cells = <2>;
|
|
};
|
|
|
|
Specifying reset lines connected to IP modules
|
|
==============================================
|
|
example:
|
|
|
|
i2c0: i2c@..... {
|
|
...
|
|
resets = <&iomcu_rst 0x20 3>; /* offset: 0x20; bit: 3 */
|
|
...
|
|
};
|