mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-29 05:44:11 +00:00
a297104ace
Added documentation and Versal reset indices to describe about Versal reset driver bindings. In Versal all reset indices includes Class, SubClass, Type, Index information whereas class refers to clock, reset, power etc., Underlying firmware in Versal have such classification and expects the ID to be this way. [13:0] - Index bits [19:14] - Type bits [25:20] - SubClass bits [31:26] - Class bits. Signed-off-by: Sai Krishna Potthuri <lakshmi.sai.krishna.potthuri@xilinx.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Philipp Zabel <p.zabel@pengutronix.de>
55 lines
1.5 KiB
Text
55 lines
1.5 KiB
Text
--------------------------------------------------------------------------
|
|
= Zynq UltraScale+ MPSoC and Versal reset driver binding =
|
|
--------------------------------------------------------------------------
|
|
The Zynq UltraScale+ MPSoC and Versal has several different resets.
|
|
|
|
See Chapter 36 of the Zynq UltraScale+ MPSoC TRM (UG) for more information
|
|
about zynqmp resets.
|
|
|
|
Please also refer to reset.txt in this directory for common reset
|
|
controller binding usage.
|
|
|
|
Required Properties:
|
|
- compatible: "xlnx,zynqmp-reset" for Zynq UltraScale+ MPSoC platform
|
|
"xlnx,versal-reset" for Versal platform
|
|
- #reset-cells: Specifies the number of cells needed to encode reset
|
|
line, should be 1
|
|
|
|
-------
|
|
Example
|
|
-------
|
|
|
|
firmware {
|
|
zynqmp_firmware: zynqmp-firmware {
|
|
compatible = "xlnx,zynqmp-firmware";
|
|
method = "smc";
|
|
|
|
zynqmp_reset: reset-controller {
|
|
compatible = "xlnx,zynqmp-reset";
|
|
#reset-cells = <1>;
|
|
};
|
|
};
|
|
};
|
|
|
|
Specifying reset lines connected to IP modules
|
|
==============================================
|
|
|
|
Device nodes that need access to reset lines should
|
|
specify them as a reset phandle in their corresponding node as
|
|
specified in reset.txt.
|
|
|
|
For list of all valid reset indices for Zynq UltraScale+ MPSoC see
|
|
<dt-bindings/reset/xlnx-zynqmp-resets.h>
|
|
For list of all valid reset indices for Versal see
|
|
<dt-bindings/reset/xlnx-versal-resets.h>
|
|
|
|
Example:
|
|
|
|
serdes: zynqmp_phy@fd400000 {
|
|
...
|
|
|
|
resets = <&zynqmp_reset ZYNQMP_RESET_SATA>;
|
|
reset-names = "sata_rst";
|
|
|
|
...
|
|
};
|