mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-23 17:30:02 +00:00
![Shawn Guo](/assets/img/avatar_default.png)
It removes the use of cpu_is_xxx from gpio-mxs driver and instead use platform_device_id to identify the device. Accordingly, mxs platform code is changed to register gpio device with different names, and the registeration are done in soc specific initialization functions now, so postcore_initcall(mxs_add_mxs_gpio) gets removed. Signed-off-by: Shawn Guo <shawn.guo@linaro.org> Acked-by: Linus Walleij <linus.walleij@linaro.org>
296 lines
8 KiB
C
296 lines
8 KiB
C
/*
|
|
* MXC GPIO support. (c) 2008 Daniel Mack <daniel@caiaq.de>
|
|
* Copyright 2008 Juergen Beisert, kernel@pengutronix.de
|
|
*
|
|
* Based on code from Freescale,
|
|
* Copyright (C) 2004-2010 Freescale Semiconductor, Inc. All Rights Reserved.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License
|
|
* as published by the Free Software Foundation; either version 2
|
|
* of the License, or (at your option) any later version.
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston,
|
|
* MA 02110-1301, USA.
|
|
*/
|
|
|
|
#include <linux/init.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/io.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/gpio.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/slab.h>
|
|
#include <linux/basic_mmio_gpio.h>
|
|
#include <linux/module.h>
|
|
|
|
#define MXS_SET 0x4
|
|
#define MXS_CLR 0x8
|
|
|
|
#define PINCTRL_DOUT(p) ((is_imx23_gpio(p) ? 0x0500 : 0x0700) + (p->id) * 0x10)
|
|
#define PINCTRL_DIN(p) ((is_imx23_gpio(p) ? 0x0600 : 0x0900) + (p->id) * 0x10)
|
|
#define PINCTRL_DOE(p) ((is_imx23_gpio(p) ? 0x0700 : 0x0b00) + (p->id) * 0x10)
|
|
#define PINCTRL_PIN2IRQ(p) ((is_imx23_gpio(p) ? 0x0800 : 0x1000) + (p->id) * 0x10)
|
|
#define PINCTRL_IRQEN(p) ((is_imx23_gpio(p) ? 0x0900 : 0x1100) + (p->id) * 0x10)
|
|
#define PINCTRL_IRQLEV(p) ((is_imx23_gpio(p) ? 0x0a00 : 0x1200) + (p->id) * 0x10)
|
|
#define PINCTRL_IRQPOL(p) ((is_imx23_gpio(p) ? 0x0b00 : 0x1300) + (p->id) * 0x10)
|
|
#define PINCTRL_IRQSTAT(p) ((is_imx23_gpio(p) ? 0x0c00 : 0x1400) + (p->id) * 0x10)
|
|
|
|
#define GPIO_INT_FALL_EDGE 0x0
|
|
#define GPIO_INT_LOW_LEV 0x1
|
|
#define GPIO_INT_RISE_EDGE 0x2
|
|
#define GPIO_INT_HIGH_LEV 0x3
|
|
#define GPIO_INT_LEV_MASK (1 << 0)
|
|
#define GPIO_INT_POL_MASK (1 << 1)
|
|
|
|
#define irq_to_gpio(irq) ((irq) - MXS_GPIO_IRQ_START)
|
|
|
|
enum mxs_gpio_id {
|
|
IMX23_GPIO,
|
|
IMX28_GPIO,
|
|
};
|
|
|
|
struct mxs_gpio_port {
|
|
void __iomem *base;
|
|
int id;
|
|
int irq;
|
|
int virtual_irq_start;
|
|
struct bgpio_chip bgc;
|
|
enum mxs_gpio_id devid;
|
|
};
|
|
|
|
static inline int is_imx23_gpio(struct mxs_gpio_port *port)
|
|
{
|
|
return port->devid == IMX23_GPIO;
|
|
}
|
|
|
|
static inline int is_imx28_gpio(struct mxs_gpio_port *port)
|
|
{
|
|
return port->devid == IMX28_GPIO;
|
|
}
|
|
|
|
/* Note: This driver assumes 32 GPIOs are handled in one register */
|
|
|
|
static int mxs_gpio_set_irq_type(struct irq_data *d, unsigned int type)
|
|
{
|
|
u32 gpio = irq_to_gpio(d->irq);
|
|
u32 pin_mask = 1 << (gpio & 31);
|
|
struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
|
|
struct mxs_gpio_port *port = gc->private;
|
|
void __iomem *pin_addr;
|
|
int edge;
|
|
|
|
switch (type) {
|
|
case IRQ_TYPE_EDGE_RISING:
|
|
edge = GPIO_INT_RISE_EDGE;
|
|
break;
|
|
case IRQ_TYPE_EDGE_FALLING:
|
|
edge = GPIO_INT_FALL_EDGE;
|
|
break;
|
|
case IRQ_TYPE_LEVEL_LOW:
|
|
edge = GPIO_INT_LOW_LEV;
|
|
break;
|
|
case IRQ_TYPE_LEVEL_HIGH:
|
|
edge = GPIO_INT_HIGH_LEV;
|
|
break;
|
|
default:
|
|
return -EINVAL;
|
|
}
|
|
|
|
/* set level or edge */
|
|
pin_addr = port->base + PINCTRL_IRQLEV(port);
|
|
if (edge & GPIO_INT_LEV_MASK)
|
|
writel(pin_mask, pin_addr + MXS_SET);
|
|
else
|
|
writel(pin_mask, pin_addr + MXS_CLR);
|
|
|
|
/* set polarity */
|
|
pin_addr = port->base + PINCTRL_IRQPOL(port);
|
|
if (edge & GPIO_INT_POL_MASK)
|
|
writel(pin_mask, pin_addr + MXS_SET);
|
|
else
|
|
writel(pin_mask, pin_addr + MXS_CLR);
|
|
|
|
writel(1 << (gpio & 0x1f),
|
|
port->base + PINCTRL_IRQSTAT(port) + MXS_CLR);
|
|
|
|
return 0;
|
|
}
|
|
|
|
/* MXS has one interrupt *per* gpio port */
|
|
static void mxs_gpio_irq_handler(u32 irq, struct irq_desc *desc)
|
|
{
|
|
u32 irq_stat;
|
|
struct mxs_gpio_port *port = irq_get_handler_data(irq);
|
|
u32 gpio_irq_no_base = port->virtual_irq_start;
|
|
|
|
desc->irq_data.chip->irq_ack(&desc->irq_data);
|
|
|
|
irq_stat = readl(port->base + PINCTRL_IRQSTAT(port)) &
|
|
readl(port->base + PINCTRL_IRQEN(port));
|
|
|
|
while (irq_stat != 0) {
|
|
int irqoffset = fls(irq_stat) - 1;
|
|
generic_handle_irq(gpio_irq_no_base + irqoffset);
|
|
irq_stat &= ~(1 << irqoffset);
|
|
}
|
|
}
|
|
|
|
/*
|
|
* Set interrupt number "irq" in the GPIO as a wake-up source.
|
|
* While system is running, all registered GPIO interrupts need to have
|
|
* wake-up enabled. When system is suspended, only selected GPIO interrupts
|
|
* need to have wake-up enabled.
|
|
* @param irq interrupt source number
|
|
* @param enable enable as wake-up if equal to non-zero
|
|
* @return This function returns 0 on success.
|
|
*/
|
|
static int mxs_gpio_set_wake_irq(struct irq_data *d, unsigned int enable)
|
|
{
|
|
struct irq_chip_generic *gc = irq_data_get_irq_chip_data(d);
|
|
struct mxs_gpio_port *port = gc->private;
|
|
|
|
if (enable)
|
|
enable_irq_wake(port->irq);
|
|
else
|
|
disable_irq_wake(port->irq);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static void __init mxs_gpio_init_gc(struct mxs_gpio_port *port)
|
|
{
|
|
struct irq_chip_generic *gc;
|
|
struct irq_chip_type *ct;
|
|
|
|
gc = irq_alloc_generic_chip("gpio-mxs", 1, port->virtual_irq_start,
|
|
port->base, handle_level_irq);
|
|
gc->private = port;
|
|
|
|
ct = gc->chip_types;
|
|
ct->chip.irq_ack = irq_gc_ack_set_bit;
|
|
ct->chip.irq_mask = irq_gc_mask_clr_bit;
|
|
ct->chip.irq_unmask = irq_gc_mask_set_bit;
|
|
ct->chip.irq_set_type = mxs_gpio_set_irq_type;
|
|
ct->chip.irq_set_wake = mxs_gpio_set_wake_irq;
|
|
ct->regs.ack = PINCTRL_IRQSTAT(port) + MXS_CLR;
|
|
ct->regs.mask = PINCTRL_IRQEN(port);
|
|
|
|
irq_setup_generic_chip(gc, IRQ_MSK(32), 0, IRQ_NOREQUEST, 0);
|
|
}
|
|
|
|
static int mxs_gpio_to_irq(struct gpio_chip *gc, unsigned offset)
|
|
{
|
|
struct bgpio_chip *bgc = to_bgpio_chip(gc);
|
|
struct mxs_gpio_port *port =
|
|
container_of(bgc, struct mxs_gpio_port, bgc);
|
|
|
|
return port->virtual_irq_start + offset;
|
|
}
|
|
|
|
static struct platform_device_id mxs_gpio_ids[] = {
|
|
{
|
|
.name = "imx23-gpio",
|
|
.driver_data = IMX23_GPIO,
|
|
}, {
|
|
.name = "imx28-gpio",
|
|
.driver_data = IMX28_GPIO,
|
|
}, {
|
|
/* sentinel */
|
|
}
|
|
};
|
|
MODULE_DEVICE_TABLE(platform, mxs_gpio_ids);
|
|
|
|
static int __devinit mxs_gpio_probe(struct platform_device *pdev)
|
|
{
|
|
static void __iomem *base;
|
|
struct mxs_gpio_port *port;
|
|
struct resource *iores = NULL;
|
|
int err;
|
|
|
|
port = devm_kzalloc(&pdev->dev, sizeof(*port), GFP_KERNEL);
|
|
if (!port)
|
|
return -ENOMEM;
|
|
|
|
port->id = pdev->id;
|
|
port->devid = pdev->id_entry->driver_data;
|
|
port->virtual_irq_start = MXS_GPIO_IRQ_START + port->id * 32;
|
|
|
|
port->irq = platform_get_irq(pdev, 0);
|
|
if (port->irq < 0)
|
|
return port->irq;
|
|
|
|
/*
|
|
* map memory region only once, as all the gpio ports
|
|
* share the same one
|
|
*/
|
|
if (!base) {
|
|
iores = platform_get_resource(pdev, IORESOURCE_MEM, 0);
|
|
base = devm_request_and_ioremap(&pdev->dev, iores);
|
|
if (!base)
|
|
return -EADDRNOTAVAIL;
|
|
}
|
|
port->base = base;
|
|
|
|
/*
|
|
* select the pin interrupt functionality but initially
|
|
* disable the interrupts
|
|
*/
|
|
writel(~0U, port->base + PINCTRL_PIN2IRQ(port));
|
|
writel(0, port->base + PINCTRL_IRQEN(port));
|
|
|
|
/* clear address has to be used to clear IRQSTAT bits */
|
|
writel(~0U, port->base + PINCTRL_IRQSTAT(port) + MXS_CLR);
|
|
|
|
/* gpio-mxs can be a generic irq chip */
|
|
mxs_gpio_init_gc(port);
|
|
|
|
/* setup one handler for each entry */
|
|
irq_set_chained_handler(port->irq, mxs_gpio_irq_handler);
|
|
irq_set_handler_data(port->irq, port);
|
|
|
|
err = bgpio_init(&port->bgc, &pdev->dev, 4,
|
|
port->base + PINCTRL_DIN(port),
|
|
port->base + PINCTRL_DOUT(port), NULL,
|
|
port->base + PINCTRL_DOE(port), NULL, false);
|
|
if (err)
|
|
return err;
|
|
|
|
port->bgc.gc.to_irq = mxs_gpio_to_irq;
|
|
port->bgc.gc.base = port->id * 32;
|
|
|
|
err = gpiochip_add(&port->bgc.gc);
|
|
if (err) {
|
|
bgpio_remove(&port->bgc);
|
|
return err;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct platform_driver mxs_gpio_driver = {
|
|
.driver = {
|
|
.name = "gpio-mxs",
|
|
.owner = THIS_MODULE,
|
|
},
|
|
.probe = mxs_gpio_probe,
|
|
.id_table = mxs_gpio_ids,
|
|
};
|
|
|
|
static int __init mxs_gpio_init(void)
|
|
{
|
|
return platform_driver_register(&mxs_gpio_driver);
|
|
}
|
|
postcore_initcall(mxs_gpio_init);
|
|
|
|
MODULE_AUTHOR("Freescale Semiconductor, "
|
|
"Daniel Mack <danielncaiaq.de>, "
|
|
"Juergen Beisert <kernel@pengutronix.de>");
|
|
MODULE_DESCRIPTION("Freescale MXS GPIO");
|
|
MODULE_LICENSE("GPL");
|