mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-11-01 17:08:10 +00:00
8fce333170
This follows David Miller advice and tries to fix coalesce timer in
multi-queue scenarios.
We are now using per-queue coalesce values and per-queue TX timer.
Coalesce timer default values was changed to 1ms and the coalesce frames
to 25.
Tested in B2B setup between XGMAC2 and GMAC5.
Signed-off-by: Jose Abreu <joabreu@synopsys.com>
Fixes: ce736788e8 ("net: stmmac: adding multiple buffers for TX")
Cc: Florian Fainelli <f.fainelli@gmail.com>
Cc: Neil Armstrong <narmstrong@baylibre.com>
Cc: Jerome Brunet <jbrunet@baylibre.com>
Cc: Martin Blumenstingl <martin.blumenstingl@googlemail.com>
Cc: David S. Miller <davem@davemloft.net>
Cc: Joao Pinto <jpinto@synopsys.com>
Cc: Giuseppe Cavallaro <peppe.cavallaro@st.com>
Cc: Alexandre Torgue <alexandre.torgue@st.com>
Signed-off-by: David S. Miller <davem@davemloft.net>
196 lines
5.4 KiB
C
196 lines
5.4 KiB
C
/*******************************************************************************
|
|
|
|
Header file for stmmac platform data
|
|
|
|
Copyright (C) 2009 STMicroelectronics Ltd
|
|
|
|
This program is free software; you can redistribute it and/or modify it
|
|
under the terms and conditions of the GNU General Public License,
|
|
version 2, as published by the Free Software Foundation.
|
|
|
|
This program is distributed in the hope it will be useful, but WITHOUT
|
|
ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
|
FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
|
more details.
|
|
|
|
You should have received a copy of the GNU General Public License along with
|
|
this program; if not, write to the Free Software Foundation, Inc.,
|
|
51 Franklin St - Fifth Floor, Boston, MA 02110-1301 USA.
|
|
|
|
The full GNU General Public License is included in this distribution in
|
|
the file called "COPYING".
|
|
|
|
Author: Giuseppe Cavallaro <peppe.cavallaro@st.com>
|
|
*******************************************************************************/
|
|
|
|
#ifndef __STMMAC_PLATFORM_DATA
|
|
#define __STMMAC_PLATFORM_DATA
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
#define MTL_MAX_RX_QUEUES 8
|
|
#define MTL_MAX_TX_QUEUES 8
|
|
#define STMMAC_CH_MAX 8
|
|
|
|
#define STMMAC_RX_COE_NONE 0
|
|
#define STMMAC_RX_COE_TYPE1 1
|
|
#define STMMAC_RX_COE_TYPE2 2
|
|
|
|
/* Define the macros for CSR clock range parameters to be passed by
|
|
* platform code.
|
|
* This could also be configured at run time using CPU freq framework. */
|
|
|
|
/* MDC Clock Selection define*/
|
|
#define STMMAC_CSR_60_100M 0x0 /* MDC = clk_scr_i/42 */
|
|
#define STMMAC_CSR_100_150M 0x1 /* MDC = clk_scr_i/62 */
|
|
#define STMMAC_CSR_20_35M 0x2 /* MDC = clk_scr_i/16 */
|
|
#define STMMAC_CSR_35_60M 0x3 /* MDC = clk_scr_i/26 */
|
|
#define STMMAC_CSR_150_250M 0x4 /* MDC = clk_scr_i/102 */
|
|
#define STMMAC_CSR_250_300M 0x5 /* MDC = clk_scr_i/122 */
|
|
|
|
/* MTL algorithms identifiers */
|
|
#define MTL_TX_ALGORITHM_WRR 0x0
|
|
#define MTL_TX_ALGORITHM_WFQ 0x1
|
|
#define MTL_TX_ALGORITHM_DWRR 0x2
|
|
#define MTL_TX_ALGORITHM_SP 0x3
|
|
#define MTL_RX_ALGORITHM_SP 0x4
|
|
#define MTL_RX_ALGORITHM_WSP 0x5
|
|
|
|
/* RX/TX Queue Mode */
|
|
#define MTL_QUEUE_AVB 0x0
|
|
#define MTL_QUEUE_DCB 0x1
|
|
|
|
/* The MDC clock could be set higher than the IEEE 802.3
|
|
* specified frequency limit 0f 2.5 MHz, by programming a clock divider
|
|
* of value different than the above defined values. The resultant MDIO
|
|
* clock frequency of 12.5 MHz is applicable for the interfacing chips
|
|
* supporting higher MDC clocks.
|
|
* The MDC clock selection macros need to be defined for MDC clock rate
|
|
* of 12.5 MHz, corresponding to the following selection.
|
|
*/
|
|
#define STMMAC_CSR_I_4 0x8 /* clk_csr_i/4 */
|
|
#define STMMAC_CSR_I_6 0x9 /* clk_csr_i/6 */
|
|
#define STMMAC_CSR_I_8 0xA /* clk_csr_i/8 */
|
|
#define STMMAC_CSR_I_10 0xB /* clk_csr_i/10 */
|
|
#define STMMAC_CSR_I_12 0xC /* clk_csr_i/12 */
|
|
#define STMMAC_CSR_I_14 0xD /* clk_csr_i/14 */
|
|
#define STMMAC_CSR_I_16 0xE /* clk_csr_i/16 */
|
|
#define STMMAC_CSR_I_18 0xF /* clk_csr_i/18 */
|
|
|
|
/* AXI DMA Burst length supported */
|
|
#define DMA_AXI_BLEN_4 (1 << 1)
|
|
#define DMA_AXI_BLEN_8 (1 << 2)
|
|
#define DMA_AXI_BLEN_16 (1 << 3)
|
|
#define DMA_AXI_BLEN_32 (1 << 4)
|
|
#define DMA_AXI_BLEN_64 (1 << 5)
|
|
#define DMA_AXI_BLEN_128 (1 << 6)
|
|
#define DMA_AXI_BLEN_256 (1 << 7)
|
|
#define DMA_AXI_BLEN_ALL (DMA_AXI_BLEN_4 | DMA_AXI_BLEN_8 | DMA_AXI_BLEN_16 \
|
|
| DMA_AXI_BLEN_32 | DMA_AXI_BLEN_64 \
|
|
| DMA_AXI_BLEN_128 | DMA_AXI_BLEN_256)
|
|
|
|
/* Platfrom data for platform device structure's platform_data field */
|
|
|
|
struct stmmac_mdio_bus_data {
|
|
int (*phy_reset)(void *priv);
|
|
unsigned int phy_mask;
|
|
int *irqs;
|
|
int probed_phy_irq;
|
|
#ifdef CONFIG_OF
|
|
int reset_gpio, active_low;
|
|
u32 delays[3];
|
|
#endif
|
|
};
|
|
|
|
struct stmmac_dma_cfg {
|
|
int pbl;
|
|
int txpbl;
|
|
int rxpbl;
|
|
bool pblx8;
|
|
int fixed_burst;
|
|
int mixed_burst;
|
|
bool aal;
|
|
};
|
|
|
|
#define AXI_BLEN 7
|
|
struct stmmac_axi {
|
|
bool axi_lpi_en;
|
|
bool axi_xit_frm;
|
|
u32 axi_wr_osr_lmt;
|
|
u32 axi_rd_osr_lmt;
|
|
bool axi_kbbe;
|
|
u32 axi_blen[AXI_BLEN];
|
|
bool axi_fb;
|
|
bool axi_mb;
|
|
bool axi_rb;
|
|
};
|
|
|
|
struct stmmac_rxq_cfg {
|
|
u8 mode_to_use;
|
|
u32 chan;
|
|
u8 pkt_route;
|
|
bool use_prio;
|
|
u32 prio;
|
|
};
|
|
|
|
struct stmmac_txq_cfg {
|
|
u32 weight;
|
|
u8 mode_to_use;
|
|
/* Credit Base Shaper parameters */
|
|
u32 send_slope;
|
|
u32 idle_slope;
|
|
u32 high_credit;
|
|
u32 low_credit;
|
|
bool use_prio;
|
|
u32 prio;
|
|
};
|
|
|
|
struct plat_stmmacenet_data {
|
|
int bus_id;
|
|
int phy_addr;
|
|
int interface;
|
|
struct stmmac_mdio_bus_data *mdio_bus_data;
|
|
struct device_node *phy_node;
|
|
struct device_node *mdio_node;
|
|
struct stmmac_dma_cfg *dma_cfg;
|
|
int clk_csr;
|
|
int has_gmac;
|
|
int enh_desc;
|
|
int tx_coe;
|
|
int rx_coe;
|
|
int bugged_jumbo;
|
|
int pmt;
|
|
int force_sf_dma_mode;
|
|
int force_thresh_dma_mode;
|
|
int riwt_off;
|
|
int max_speed;
|
|
int maxmtu;
|
|
int multicast_filter_bins;
|
|
int unicast_filter_entries;
|
|
int tx_fifo_size;
|
|
int rx_fifo_size;
|
|
u32 rx_queues_to_use;
|
|
u32 tx_queues_to_use;
|
|
u8 rx_sched_algorithm;
|
|
u8 tx_sched_algorithm;
|
|
struct stmmac_rxq_cfg rx_queues_cfg[MTL_MAX_RX_QUEUES];
|
|
struct stmmac_txq_cfg tx_queues_cfg[MTL_MAX_TX_QUEUES];
|
|
void (*fix_mac_speed)(void *priv, unsigned int speed);
|
|
int (*init)(struct platform_device *pdev, void *priv);
|
|
void (*exit)(struct platform_device *pdev, void *priv);
|
|
struct mac_device_info *(*setup)(void *priv);
|
|
void *bsp_priv;
|
|
struct clk *stmmac_clk;
|
|
struct clk *pclk;
|
|
struct clk *clk_ptp_ref;
|
|
unsigned int clk_ptp_rate;
|
|
struct reset_control *stmmac_rst;
|
|
struct stmmac_axi *axi;
|
|
int has_gmac4;
|
|
bool has_sun8i;
|
|
bool tso_en;
|
|
int mac_port_sel_speed;
|
|
bool en_tx_lpi_clockgating;
|
|
int has_xgmac;
|
|
};
|
|
#endif
|