mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-03 07:38:10 +00:00
fef2998203
Convert the Altera Triple Speed Ethernet Controller to phylink. This controller supports MII, GMII and RGMII with its MAC, and SGMII + 1000BaseX through a small embedded PCS. The PCS itself has a register set very similar to what is found in a typical 802.3 ethernet PHY, but this register set memory-mapped instead of lying on an mdio bus. Signed-off-by: Maxime Chevallier <maxime.chevallier@bootlin.com> Signed-off-by: David S. Miller <davem@davemloft.net>
12 lines
354 B
Text
12 lines
354 B
Text
# SPDX-License-Identifier: GPL-2.0-only
|
|
config ALTERA_TSE
|
|
tristate "Altera Triple-Speed Ethernet MAC support"
|
|
depends on HAS_DMA
|
|
select PHYLIB
|
|
select PHYLINK
|
|
select PCS_ALTERA_TSE
|
|
help
|
|
This driver supports the Altera Triple-Speed (TSE) Ethernet MAC.
|
|
|
|
To compile this driver as a module, choose M here. The module
|
|
will be called alteratse.
|