mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-26 19:00:25 +00:00
![Linus Torvalds](/assets/img/avatar_default.png)
New drivers: - add a new driver for the IMX System Controller Unit GPIOs GPIO core: - add fdinfo output for the GPIO character device file descriptors (allows user-space to determine which processes own which GPIO lines) - improvements to OF GPIO code - new quirk for Asus UM325UAZ in gpiolib-acpi - new quirk for Freescale SPI in gpiolib-of Driver improvements: - add a new macro that reduces the amount of boilerplate code in ISA drivers and use it in relevant drivers - support two new models in gpio-pca953x - support new model in gpio-f7188x - convert more drivers to use immutable irq chips - other minor tweaks Device-tree bindings: - add DT bindings for gpio-imx-scu - convert Xilinx GPIO bindings to YAML - reference the properties from the SPI peripheral device-tree bindings instead of providing custom ones in the GPIO controller document - add parsing of GPIO hog nodes to the DT bindings for gpio-mpfs-gpio - relax the node name requirements in gpio-stmpe - add new models for gpio-rcar and gpio-pxa95xx - add a new vendor prefix: Diodes (for Diodes, Inc.) Misc: - pulled in the immutable branch from the x86 platform drivers tree including support for a new simatic board that depends on GPIO changes -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEEFp3rbAvDxGAT0sefEacuoBRx13IFAmNAhB8ACgkQEacuoBRx 13KY5xAAjBvBPNxtKqwqs82M6A3rmIPGsfuBBsuWGwQw9MFrVeHx1c58uCistq1s ECnvNuPkpXB/9npXWvWipr9kV5UA5hneDzT9ploUzCsSi+Bvb8W2ZUmW1tsELo04 deJmQ5VAImcUVnDIuIwWXt+sx0Clc8fMVNGy9yiSs1JOAT1WO7N9VNy/is3cRIk2 VsVH7iN/G7MJPWx+CoBj7eVkdXs7W93yUSW6QLzVCvoYFWcf8A4xQe2SDFnaRXvH 5BERflEjbl+0iSHG14jvd7YMmMdnxCZdCkFpjVIEUpKvVT/X6+wbO7q1aCz0/Vig LgbElUT8fRCq7RxrZjrZA7mXI8rpSkTugDqweIbqlw8larA5zjSj+S+0mpEQPwZT tA+mEjHRBWiDBr//tHgnF9TU4HezVwqFaZ72bhctuIgZ5ivbF8PA+Cd7HAkUKnn8 K8dZdOde4d9WmWj7w3olIgFOwJwvPCztKr5uYgxJOG8ECr7MM5pepaMXK6stSC19 21Iwwb9dOUi3LwIWAQW2upG0S9BNHGy/hqNd5YN+lF2S9neQ3n4vrWQj7AJivtXi vldCqXdbukyrKiUlf9svXdmudYFPgf6zwPlXNWk1CtZ1uB8OR8rbDn9bEeQSwzGf op6ADdPTuoD49NO0r49cb8dmr1tFwGbGIX54JJB3FTKuGo7SxcY= =Ax6X -----END PGP SIGNATURE----- Merge tag 'gpio-updates-for-v6.1-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/brgl/linux Pull gpio updates from Bartosz Golaszewski: "We have a single new driver, support for a bunch of new models, improvements in drivers and core gpiolib code as well device-tree bindings changes. Summary: New driver: - IMX System Controller Unit GPIOs GPIO core: - add fdinfo output for the GPIO character device file descriptors (allows user-space to determine which processes own which GPIO lines) - improvements to OF GPIO code - new quirk for Asus UM325UAZ in gpiolib-acpi - new quirk for Freescale SPI in gpiolib-of Driver improvements: - add a new macro that reduces the amount of boilerplate code in ISA drivers and use it in relevant drivers - support two new models in gpio-pca953x - support new model in gpio-f7188x - convert more drivers to use immutable irq chips - other minor tweaks Device-tree bindings: - add DT bindings for gpio-imx-scu - convert Xilinx GPIO bindings to YAML - reference the properties from the SPI peripheral device-tree bindings instead of providing custom ones in the GPIO controller document - add parsing of GPIO hog nodes to the DT bindings for gpio-mpfs-gpio - relax the node name requirements in gpio-stmpe - add new models for gpio-rcar and gpio-pxa95xx - add a new vendor prefix: Diodes (for Diodes, Inc.) Misc: - pulled in the immutable branch from the x86 platform drivers tree including support for a new simatic board that depends on GPIO changes" * tag 'gpio-updates-for-v6.1-rc1' of git://git.kernel.org/pub/scm/linux/kernel/git/brgl/linux: (36 commits) gpio: tc3589x: Make irqchip immutable gpiolib: cdev: add fdinfo output for line request file descriptors gpio: twl4030: Reorder functions which allows to drop a forward declaraion gpiolib: fix OOB access in quirk callbacks gpiolib: of: factor out conversion from OF flags gpiolib: rework quirk handling in of_find_gpio() gpiolib: of: make Freescale SPI quirk similar to all others gpiolib: of: do not ignore requested index when applying quirks gpio: ws16c48: Ensure number of irq matches number of base gpio: 104-idio-16: Ensure number of irq matches number of base gpio: 104-idi-48: Ensure number of irq matches number of base gpio: 104-dio-48e: Ensure number of irq matches number of base counter: 104-quad-8: Ensure number of irq matches number of base isa: Introduce the module_isa_driver_with_irq helper macro gpio: pca953x: Add support for PCAL6534 gpio: pca953x: Swap if statements to save later complexity gpio: pca953x: Fix pca953x_gpio_set_pull_up_down() dt-bindings: gpio: pca95xx: add entry for pcal6534 and PI4IOE5V6534Q dt-bindings: vendor-prefixes: add Diodes gpio: mt7621: Switch to use platform_get_irq() function ...
343 lines
8.1 KiB
C
343 lines
8.1 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Copyright (C) 2009-2011 Gabor Juhos <juhosg@openwrt.org>
|
|
* Copyright (C) 2013 John Crispin <blogic@openwrt.org>
|
|
*/
|
|
|
|
#include <linux/err.h>
|
|
#include <linux/gpio/driver.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/io.h>
|
|
#include <linux/module.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/spinlock.h>
|
|
|
|
#define MTK_BANK_CNT 3
|
|
#define MTK_BANK_WIDTH 32
|
|
|
|
#define GPIO_BANK_STRIDE 0x04
|
|
#define GPIO_REG_CTRL 0x00
|
|
#define GPIO_REG_POL 0x10
|
|
#define GPIO_REG_DATA 0x20
|
|
#define GPIO_REG_DSET 0x30
|
|
#define GPIO_REG_DCLR 0x40
|
|
#define GPIO_REG_REDGE 0x50
|
|
#define GPIO_REG_FEDGE 0x60
|
|
#define GPIO_REG_HLVL 0x70
|
|
#define GPIO_REG_LLVL 0x80
|
|
#define GPIO_REG_STAT 0x90
|
|
#define GPIO_REG_EDGE 0xA0
|
|
|
|
struct mtk_gc {
|
|
struct irq_chip irq_chip;
|
|
struct gpio_chip chip;
|
|
spinlock_t lock;
|
|
int bank;
|
|
u32 rising;
|
|
u32 falling;
|
|
u32 hlevel;
|
|
u32 llevel;
|
|
};
|
|
|
|
/**
|
|
* struct mtk - state container for
|
|
* data of the platform driver. It is 3
|
|
* separate gpio-chip each one with its
|
|
* own irq_chip.
|
|
* @dev: device instance
|
|
* @base: memory base address
|
|
* @gpio_irq: irq number from the device tree
|
|
* @gc_map: array of the gpio chips
|
|
*/
|
|
struct mtk {
|
|
struct device *dev;
|
|
void __iomem *base;
|
|
int gpio_irq;
|
|
struct mtk_gc gc_map[MTK_BANK_CNT];
|
|
};
|
|
|
|
static inline struct mtk_gc *
|
|
to_mediatek_gpio(struct gpio_chip *chip)
|
|
{
|
|
return container_of(chip, struct mtk_gc, chip);
|
|
}
|
|
|
|
static inline void
|
|
mtk_gpio_w32(struct mtk_gc *rg, u32 offset, u32 val)
|
|
{
|
|
struct gpio_chip *gc = &rg->chip;
|
|
struct mtk *mtk = gpiochip_get_data(gc);
|
|
|
|
offset = (rg->bank * GPIO_BANK_STRIDE) + offset;
|
|
gc->write_reg(mtk->base + offset, val);
|
|
}
|
|
|
|
static inline u32
|
|
mtk_gpio_r32(struct mtk_gc *rg, u32 offset)
|
|
{
|
|
struct gpio_chip *gc = &rg->chip;
|
|
struct mtk *mtk = gpiochip_get_data(gc);
|
|
|
|
offset = (rg->bank * GPIO_BANK_STRIDE) + offset;
|
|
return gc->read_reg(mtk->base + offset);
|
|
}
|
|
|
|
static irqreturn_t
|
|
mediatek_gpio_irq_handler(int irq, void *data)
|
|
{
|
|
struct gpio_chip *gc = data;
|
|
struct mtk_gc *rg = to_mediatek_gpio(gc);
|
|
irqreturn_t ret = IRQ_NONE;
|
|
unsigned long pending;
|
|
int bit;
|
|
|
|
pending = mtk_gpio_r32(rg, GPIO_REG_STAT);
|
|
|
|
for_each_set_bit(bit, &pending, MTK_BANK_WIDTH) {
|
|
generic_handle_domain_irq(gc->irq.domain, bit);
|
|
mtk_gpio_w32(rg, GPIO_REG_STAT, BIT(bit));
|
|
ret |= IRQ_HANDLED;
|
|
}
|
|
|
|
return ret;
|
|
}
|
|
|
|
static void
|
|
mediatek_gpio_irq_unmask(struct irq_data *d)
|
|
{
|
|
struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
|
|
struct mtk_gc *rg = to_mediatek_gpio(gc);
|
|
int pin = d->hwirq;
|
|
unsigned long flags;
|
|
u32 rise, fall, high, low;
|
|
|
|
gpiochip_enable_irq(gc, d->hwirq);
|
|
|
|
spin_lock_irqsave(&rg->lock, flags);
|
|
rise = mtk_gpio_r32(rg, GPIO_REG_REDGE);
|
|
fall = mtk_gpio_r32(rg, GPIO_REG_FEDGE);
|
|
high = mtk_gpio_r32(rg, GPIO_REG_HLVL);
|
|
low = mtk_gpio_r32(rg, GPIO_REG_LLVL);
|
|
mtk_gpio_w32(rg, GPIO_REG_REDGE, rise | (BIT(pin) & rg->rising));
|
|
mtk_gpio_w32(rg, GPIO_REG_FEDGE, fall | (BIT(pin) & rg->falling));
|
|
mtk_gpio_w32(rg, GPIO_REG_HLVL, high | (BIT(pin) & rg->hlevel));
|
|
mtk_gpio_w32(rg, GPIO_REG_LLVL, low | (BIT(pin) & rg->llevel));
|
|
spin_unlock_irqrestore(&rg->lock, flags);
|
|
}
|
|
|
|
static void
|
|
mediatek_gpio_irq_mask(struct irq_data *d)
|
|
{
|
|
struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
|
|
struct mtk_gc *rg = to_mediatek_gpio(gc);
|
|
int pin = d->hwirq;
|
|
unsigned long flags;
|
|
u32 rise, fall, high, low;
|
|
|
|
spin_lock_irqsave(&rg->lock, flags);
|
|
rise = mtk_gpio_r32(rg, GPIO_REG_REDGE);
|
|
fall = mtk_gpio_r32(rg, GPIO_REG_FEDGE);
|
|
high = mtk_gpio_r32(rg, GPIO_REG_HLVL);
|
|
low = mtk_gpio_r32(rg, GPIO_REG_LLVL);
|
|
mtk_gpio_w32(rg, GPIO_REG_FEDGE, fall & ~BIT(pin));
|
|
mtk_gpio_w32(rg, GPIO_REG_REDGE, rise & ~BIT(pin));
|
|
mtk_gpio_w32(rg, GPIO_REG_HLVL, high & ~BIT(pin));
|
|
mtk_gpio_w32(rg, GPIO_REG_LLVL, low & ~BIT(pin));
|
|
spin_unlock_irqrestore(&rg->lock, flags);
|
|
|
|
gpiochip_disable_irq(gc, d->hwirq);
|
|
}
|
|
|
|
static int
|
|
mediatek_gpio_irq_type(struct irq_data *d, unsigned int type)
|
|
{
|
|
struct gpio_chip *gc = irq_data_get_irq_chip_data(d);
|
|
struct mtk_gc *rg = to_mediatek_gpio(gc);
|
|
int pin = d->hwirq;
|
|
u32 mask = BIT(pin);
|
|
|
|
if (type == IRQ_TYPE_PROBE) {
|
|
if ((rg->rising | rg->falling |
|
|
rg->hlevel | rg->llevel) & mask)
|
|
return 0;
|
|
|
|
type = IRQ_TYPE_EDGE_RISING | IRQ_TYPE_EDGE_FALLING;
|
|
}
|
|
|
|
rg->rising &= ~mask;
|
|
rg->falling &= ~mask;
|
|
rg->hlevel &= ~mask;
|
|
rg->llevel &= ~mask;
|
|
|
|
switch (type & IRQ_TYPE_SENSE_MASK) {
|
|
case IRQ_TYPE_EDGE_BOTH:
|
|
rg->rising |= mask;
|
|
rg->falling |= mask;
|
|
break;
|
|
case IRQ_TYPE_EDGE_RISING:
|
|
rg->rising |= mask;
|
|
break;
|
|
case IRQ_TYPE_EDGE_FALLING:
|
|
rg->falling |= mask;
|
|
break;
|
|
case IRQ_TYPE_LEVEL_HIGH:
|
|
rg->hlevel |= mask;
|
|
break;
|
|
case IRQ_TYPE_LEVEL_LOW:
|
|
rg->llevel |= mask;
|
|
break;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int
|
|
mediatek_gpio_xlate(struct gpio_chip *chip,
|
|
const struct of_phandle_args *spec, u32 *flags)
|
|
{
|
|
int gpio = spec->args[0];
|
|
struct mtk_gc *rg = to_mediatek_gpio(chip);
|
|
|
|
if (rg->bank != gpio / MTK_BANK_WIDTH)
|
|
return -EINVAL;
|
|
|
|
if (flags)
|
|
*flags = spec->args[1];
|
|
|
|
return gpio % MTK_BANK_WIDTH;
|
|
}
|
|
|
|
static const struct irq_chip mt7621_irq_chip = {
|
|
.name = "mt7621-gpio",
|
|
.irq_mask_ack = mediatek_gpio_irq_mask,
|
|
.irq_mask = mediatek_gpio_irq_mask,
|
|
.irq_unmask = mediatek_gpio_irq_unmask,
|
|
.irq_set_type = mediatek_gpio_irq_type,
|
|
.flags = IRQCHIP_IMMUTABLE,
|
|
GPIOCHIP_IRQ_RESOURCE_HELPERS,
|
|
};
|
|
|
|
static int
|
|
mediatek_gpio_bank_probe(struct device *dev, int bank)
|
|
{
|
|
struct mtk *mtk = dev_get_drvdata(dev);
|
|
struct mtk_gc *rg;
|
|
void __iomem *dat, *set, *ctrl, *diro;
|
|
int ret;
|
|
|
|
rg = &mtk->gc_map[bank];
|
|
memset(rg, 0, sizeof(*rg));
|
|
|
|
spin_lock_init(&rg->lock);
|
|
rg->bank = bank;
|
|
|
|
dat = mtk->base + GPIO_REG_DATA + (rg->bank * GPIO_BANK_STRIDE);
|
|
set = mtk->base + GPIO_REG_DSET + (rg->bank * GPIO_BANK_STRIDE);
|
|
ctrl = mtk->base + GPIO_REG_DCLR + (rg->bank * GPIO_BANK_STRIDE);
|
|
diro = mtk->base + GPIO_REG_CTRL + (rg->bank * GPIO_BANK_STRIDE);
|
|
|
|
ret = bgpio_init(&rg->chip, dev, 4, dat, set, ctrl, diro, NULL,
|
|
BGPIOF_NO_SET_ON_INPUT);
|
|
if (ret) {
|
|
dev_err(dev, "bgpio_init() failed\n");
|
|
return ret;
|
|
}
|
|
|
|
rg->chip.of_gpio_n_cells = 2;
|
|
rg->chip.of_xlate = mediatek_gpio_xlate;
|
|
rg->chip.label = devm_kasprintf(dev, GFP_KERNEL, "%s-bank%d",
|
|
dev_name(dev), bank);
|
|
if (!rg->chip.label)
|
|
return -ENOMEM;
|
|
|
|
rg->chip.offset = bank * MTK_BANK_WIDTH;
|
|
|
|
if (mtk->gpio_irq) {
|
|
struct gpio_irq_chip *girq;
|
|
|
|
/*
|
|
* Directly request the irq here instead of passing
|
|
* a flow-handler because the irq is shared.
|
|
*/
|
|
ret = devm_request_irq(dev, mtk->gpio_irq,
|
|
mediatek_gpio_irq_handler, IRQF_SHARED,
|
|
rg->chip.label, &rg->chip);
|
|
|
|
if (ret) {
|
|
dev_err(dev, "Error requesting IRQ %d: %d\n",
|
|
mtk->gpio_irq, ret);
|
|
return ret;
|
|
}
|
|
|
|
girq = &rg->chip.irq;
|
|
gpio_irq_chip_set_chip(girq, &mt7621_irq_chip);
|
|
/* This will let us handle the parent IRQ in the driver */
|
|
girq->parent_handler = NULL;
|
|
girq->num_parents = 0;
|
|
girq->parents = NULL;
|
|
girq->default_type = IRQ_TYPE_NONE;
|
|
girq->handler = handle_simple_irq;
|
|
}
|
|
|
|
ret = devm_gpiochip_add_data(dev, &rg->chip, mtk);
|
|
if (ret < 0) {
|
|
dev_err(dev, "Could not register gpio %d, ret=%d\n",
|
|
rg->chip.ngpio, ret);
|
|
return ret;
|
|
}
|
|
|
|
/* set polarity to low for all gpios */
|
|
mtk_gpio_w32(rg, GPIO_REG_POL, 0);
|
|
|
|
dev_info(dev, "registering %d gpios\n", rg->chip.ngpio);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static int
|
|
mediatek_gpio_probe(struct platform_device *pdev)
|
|
{
|
|
struct device *dev = &pdev->dev;
|
|
struct mtk *mtk;
|
|
int i;
|
|
int ret;
|
|
|
|
mtk = devm_kzalloc(dev, sizeof(*mtk), GFP_KERNEL);
|
|
if (!mtk)
|
|
return -ENOMEM;
|
|
|
|
mtk->base = devm_platform_ioremap_resource(pdev, 0);
|
|
if (IS_ERR(mtk->base))
|
|
return PTR_ERR(mtk->base);
|
|
|
|
mtk->gpio_irq = platform_get_irq(pdev, 0);
|
|
if (mtk->gpio_irq < 0)
|
|
return mtk->gpio_irq;
|
|
|
|
mtk->dev = dev;
|
|
platform_set_drvdata(pdev, mtk);
|
|
|
|
for (i = 0; i < MTK_BANK_CNT; i++) {
|
|
ret = mediatek_gpio_bank_probe(dev, i);
|
|
if (ret)
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id mediatek_gpio_match[] = {
|
|
{ .compatible = "mediatek,mt7621-gpio" },
|
|
{},
|
|
};
|
|
MODULE_DEVICE_TABLE(of, mediatek_gpio_match);
|
|
|
|
static struct platform_driver mediatek_gpio_driver = {
|
|
.probe = mediatek_gpio_probe,
|
|
.driver = {
|
|
.name = "mt7621_gpio",
|
|
.of_match_table = mediatek_gpio_match,
|
|
},
|
|
};
|
|
|
|
builtin_platform_driver(mediatek_gpio_driver);
|