mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-28 20:02:17 +00:00
![David Daney](/assets/img/avatar_default.png)
The octeon-ethernet driver supports the sgmii, rgmii, spi, and xaui ports present on the Cavium OCTEON family of SOCs. These SOCs are multi-core mips64 processors with existing support over in arch/mips. The driver files can be categorized into three basic groups: 1) Register definitions, these are named cvmx-*-defs.h 2) Main driver code, these have names that don't start cvmx-. 3) Interface specific functions and other utility code, names starting with cvmx- Signed-off-by: David Daney <ddaney@caviumnetworks.com> Signed-off-by: Ralf Baechle <ralf@linux-mips.org>
139 lines
3.8 KiB
C
139 lines
3.8 KiB
C
/***********************license start***************
|
|
* Author: Cavium Networks
|
|
*
|
|
* Contact: support@caviumnetworks.com
|
|
* This file is part of the OCTEON SDK
|
|
*
|
|
* Copyright (c) 2003-2008 Cavium Networks
|
|
*
|
|
* This file is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License, Version 2, as
|
|
* published by the Free Software Foundation.
|
|
*
|
|
* This file is distributed in the hope that it will be useful, but
|
|
* AS-IS and WITHOUT ANY WARRANTY; without even the implied warranty
|
|
* of MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE, TITLE, or
|
|
* NONINFRINGEMENT. See the GNU General Public License for more
|
|
* details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this file; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
* or visit http://www.gnu.org/licenses/.
|
|
*
|
|
* This file may also be available under a different license from Cavium.
|
|
* Contact Cavium Networks for more information
|
|
***********************license end**************************************/
|
|
|
|
/**
|
|
*
|
|
* This file provides support for the processor local scratch memory.
|
|
* Scratch memory is byte addressable - all addresses are byte addresses.
|
|
*
|
|
*/
|
|
|
|
#ifndef __CVMX_SCRATCH_H__
|
|
#define __CVMX_SCRATCH_H__
|
|
|
|
/*
|
|
* Note: This define must be a long, not a long long in order to
|
|
* compile without warnings for both 32bit and 64bit.
|
|
*/
|
|
#define CVMX_SCRATCH_BASE (-32768l) /* 0xffffffffffff8000 */
|
|
|
|
/**
|
|
* Reads an 8 bit value from the processor local scratchpad memory.
|
|
*
|
|
* @address: byte address to read from
|
|
*
|
|
* Returns value read
|
|
*/
|
|
static inline uint8_t cvmx_scratch_read8(uint64_t address)
|
|
{
|
|
return *CASTPTR(volatile uint8_t, CVMX_SCRATCH_BASE + address);
|
|
}
|
|
|
|
/**
|
|
* Reads a 16 bit value from the processor local scratchpad memory.
|
|
*
|
|
* @address: byte address to read from
|
|
*
|
|
* Returns value read
|
|
*/
|
|
static inline uint16_t cvmx_scratch_read16(uint64_t address)
|
|
{
|
|
return *CASTPTR(volatile uint16_t, CVMX_SCRATCH_BASE + address);
|
|
}
|
|
|
|
/**
|
|
* Reads a 32 bit value from the processor local scratchpad memory.
|
|
*
|
|
* @address: byte address to read from
|
|
*
|
|
* Returns value read
|
|
*/
|
|
static inline uint32_t cvmx_scratch_read32(uint64_t address)
|
|
{
|
|
return *CASTPTR(volatile uint32_t, CVMX_SCRATCH_BASE + address);
|
|
}
|
|
|
|
/**
|
|
* Reads a 64 bit value from the processor local scratchpad memory.
|
|
*
|
|
* @address: byte address to read from
|
|
*
|
|
* Returns value read
|
|
*/
|
|
static inline uint64_t cvmx_scratch_read64(uint64_t address)
|
|
{
|
|
return *CASTPTR(volatile uint64_t, CVMX_SCRATCH_BASE + address);
|
|
}
|
|
|
|
/**
|
|
* Writes an 8 bit value to the processor local scratchpad memory.
|
|
*
|
|
* @address: byte address to write to
|
|
* @value: value to write
|
|
*/
|
|
static inline void cvmx_scratch_write8(uint64_t address, uint64_t value)
|
|
{
|
|
*CASTPTR(volatile uint8_t, CVMX_SCRATCH_BASE + address) =
|
|
(uint8_t) value;
|
|
}
|
|
|
|
/**
|
|
* Writes a 32 bit value to the processor local scratchpad memory.
|
|
*
|
|
* @address: byte address to write to
|
|
* @value: value to write
|
|
*/
|
|
static inline void cvmx_scratch_write16(uint64_t address, uint64_t value)
|
|
{
|
|
*CASTPTR(volatile uint16_t, CVMX_SCRATCH_BASE + address) =
|
|
(uint16_t) value;
|
|
}
|
|
|
|
/**
|
|
* Writes a 16 bit value to the processor local scratchpad memory.
|
|
*
|
|
* @address: byte address to write to
|
|
* @value: value to write
|
|
*/
|
|
static inline void cvmx_scratch_write32(uint64_t address, uint64_t value)
|
|
{
|
|
*CASTPTR(volatile uint32_t, CVMX_SCRATCH_BASE + address) =
|
|
(uint32_t) value;
|
|
}
|
|
|
|
/**
|
|
* Writes a 64 bit value to the processor local scratchpad memory.
|
|
*
|
|
* @address: byte address to write to
|
|
* @value: value to write
|
|
*/
|
|
static inline void cvmx_scratch_write64(uint64_t address, uint64_t value)
|
|
{
|
|
*CASTPTR(volatile uint64_t, CVMX_SCRATCH_BASE + address) = value;
|
|
}
|
|
|
|
#endif /* __CVMX_SCRATCH_H__ */
|