mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-01 14:44:12 +00:00
8d5bb683d5
Instead of using separated clock manipulation, this converts the phy clock usage to be clk_bulk APIs. By using this, we can completely remove has_symbol_clk check and symbol clk variables. Furthermore, clk_get should be moved to probe because there is no need to get them in the phy_init callback. Signed-off-by: Chanho Park <chanho61.park@samsung.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@linaro.org> Link: https://lore.kernel.org/r/20220706020255.151177-2-chanho61.park@samsung.com Signed-off-by: Vinod Koul <vkoul@kernel.org>
63 lines
1.9 KiB
C
63 lines
1.9 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* UFS PHY driver data for FSD SoC
|
|
*
|
|
* Copyright (C) 2022 Samsung Electronics Co., Ltd.
|
|
*
|
|
*/
|
|
#include "phy-samsung-ufs.h"
|
|
|
|
#define FSD_EMBEDDED_COMBO_PHY_CTRL 0x724
|
|
#define FSD_EMBEDDED_COMBO_PHY_CTRL_MASK 0x1
|
|
#define FSD_EMBEDDED_COMBO_PHY_CTRL_EN BIT(0)
|
|
#define FSD_EMBEDDED_COMBO_PHY_CDR_LOCK_STATUS 0x6e
|
|
|
|
static const struct samsung_ufs_phy_cfg fsd_pre_init_cfg[] = {
|
|
PHY_COMN_REG_CFG(0x00f, 0xfa, PWR_MODE_ANY),
|
|
PHY_COMN_REG_CFG(0x010, 0x82, PWR_MODE_ANY),
|
|
PHY_COMN_REG_CFG(0x011, 0x1e, PWR_MODE_ANY),
|
|
PHY_COMN_REG_CFG(0x017, 0x94, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x035, 0x58, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x036, 0x32, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x037, 0x40, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x03b, 0x83, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x042, 0x88, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x043, 0xa6, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x048, 0x74, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x04c, 0x5b, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x04d, 0x83, PWR_MODE_ANY),
|
|
PHY_TRSV_REG_CFG(0x05c, 0x14, PWR_MODE_ANY),
|
|
END_UFS_PHY_CFG
|
|
};
|
|
|
|
/* Calibration for HS mode series A/B */
|
|
static const struct samsung_ufs_phy_cfg fsd_pre_pwr_hs_cfg[] = {
|
|
END_UFS_PHY_CFG
|
|
};
|
|
|
|
/* Calibration for HS mode series A/B atfer PMC */
|
|
static const struct samsung_ufs_phy_cfg fsd_post_pwr_hs_cfg[] = {
|
|
END_UFS_PHY_CFG
|
|
};
|
|
|
|
static const struct samsung_ufs_phy_cfg *fsd_ufs_phy_cfgs[CFG_TAG_MAX] = {
|
|
[CFG_PRE_INIT] = fsd_pre_init_cfg,
|
|
[CFG_PRE_PWR_HS] = fsd_pre_pwr_hs_cfg,
|
|
[CFG_POST_PWR_HS] = fsd_post_pwr_hs_cfg,
|
|
};
|
|
|
|
static const char * const fsd_ufs_phy_clks[] = {
|
|
"ref_clk",
|
|
};
|
|
|
|
const struct samsung_ufs_phy_drvdata fsd_ufs_phy = {
|
|
.cfgs = fsd_ufs_phy_cfgs,
|
|
.isol = {
|
|
.offset = FSD_EMBEDDED_COMBO_PHY_CTRL,
|
|
.mask = FSD_EMBEDDED_COMBO_PHY_CTRL_MASK,
|
|
.en = FSD_EMBEDDED_COMBO_PHY_CTRL_EN,
|
|
},
|
|
.clk_list = fsd_ufs_phy_clks,
|
|
.num_clks = ARRAY_SIZE(fsd_ufs_phy_clks),
|
|
.cdr_lock_status_offset = FSD_EMBEDDED_COMBO_PHY_CDR_LOCK_STATUS,
|
|
};
|