mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-11-01 17:08:10 +00:00
9a61f813fc
The function mux_get_parent() uses qcom_find_src_index() to find the
parent clock index, which is incorrect: qcom_find_src_index() uses src
enum for the lookup, while mux_get_parent() should use cfg field (which
corresponds to the register value). Add qcom_find_cfg_index() function
doing this kind of lookup and use it for mux parent lookup.
Fixes: df96401649 ("clk: qcom: add parent map for regmap mux")
Cc: stable@vger.kernel.org
Signed-off-by: Dmitry Baryshkov <dmitry.baryshkov@linaro.org>
Link: https://lore.kernel.org/r/20211115233407.1046179-1-dmitry.baryshkov@linaro.org
Signed-off-by: Stephen Boyd <sboyd@kernel.org>
57 lines
1.4 KiB
C
57 lines
1.4 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2014, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#include <linux/kernel.h>
|
|
#include <linux/bitops.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/export.h>
|
|
|
|
#include "clk-regmap-mux.h"
|
|
|
|
static inline struct clk_regmap_mux *to_clk_regmap_mux(struct clk_hw *hw)
|
|
{
|
|
return container_of(to_clk_regmap(hw), struct clk_regmap_mux, clkr);
|
|
}
|
|
|
|
static u8 mux_get_parent(struct clk_hw *hw)
|
|
{
|
|
struct clk_regmap_mux *mux = to_clk_regmap_mux(hw);
|
|
struct clk_regmap *clkr = to_clk_regmap(hw);
|
|
unsigned int mask = GENMASK(mux->width - 1, 0);
|
|
unsigned int val;
|
|
|
|
regmap_read(clkr->regmap, mux->reg, &val);
|
|
|
|
val >>= mux->shift;
|
|
val &= mask;
|
|
|
|
if (mux->parent_map)
|
|
return qcom_find_cfg_index(hw, mux->parent_map, val);
|
|
|
|
return val;
|
|
}
|
|
|
|
static int mux_set_parent(struct clk_hw *hw, u8 index)
|
|
{
|
|
struct clk_regmap_mux *mux = to_clk_regmap_mux(hw);
|
|
struct clk_regmap *clkr = to_clk_regmap(hw);
|
|
unsigned int mask = GENMASK(mux->width + mux->shift - 1, mux->shift);
|
|
unsigned int val;
|
|
|
|
if (mux->parent_map)
|
|
index = mux->parent_map[index].cfg;
|
|
|
|
val = index;
|
|
val <<= mux->shift;
|
|
|
|
return regmap_update_bits(clkr->regmap, mux->reg, mask, val);
|
|
}
|
|
|
|
const struct clk_ops clk_regmap_mux_closest_ops = {
|
|
.get_parent = mux_get_parent,
|
|
.set_parent = mux_set_parent,
|
|
.determine_rate = __clk_mux_determine_rate_closest,
|
|
};
|
|
EXPORT_SYMBOL_GPL(clk_regmap_mux_closest_ops);
|