mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-26 10:49:33 +00:00
![Greg Kroah-Hartman](/assets/img/avatar_default.png)
Many source files in the tree are missing licensing information, which makes it harder for compliance tools to determine the correct license. By default all files without license information are under the default license of the kernel, which is GPL version 2. Update the files which contain no license information with the 'GPL-2.0' SPDX license identifier. The SPDX identifier is a legally binding shorthand, which can be used instead of the full boiler plate text. This patch is based on work done by Thomas Gleixner and Kate Stewart and Philippe Ombredanne. How this work was done: Patches were generated and checked against linux-4.14-rc6 for a subset of the use cases: - file had no licensing information it it. - file was a */uapi/* one with no licensing information in it, - file was a */uapi/* one with existing licensing information, Further patches will be generated in subsequent months to fix up cases where non-standard license headers were used, and references to license had to be inferred by heuristics based on keywords. The analysis to determine which SPDX License Identifier to be applied to a file was done in a spreadsheet of side by side results from of the output of two independent scanners (ScanCode & Windriver) producing SPDX tag:value files created by Philippe Ombredanne. Philippe prepared the base worksheet, and did an initial spot review of a few 1000 files. The 4.13 kernel was the starting point of the analysis with 60,537 files assessed. Kate Stewart did a file by file comparison of the scanner results in the spreadsheet to determine which SPDX license identifier(s) to be applied to the file. She confirmed any determination that was not immediately clear with lawyers working with the Linux Foundation. Criteria used to select files for SPDX license identifier tagging was: - Files considered eligible had to be source code files. - Make and config files were included as candidates if they contained >5 lines of source - File already had some variant of a license header in it (even if <5 lines). All documentation files were explicitly excluded. The following heuristics were used to determine which SPDX license identifiers to apply. - when both scanners couldn't find any license traces, file was considered to have no license information in it, and the top level COPYING file license applied. For non */uapi/* files that summary was: SPDX license identifier # files ---------------------------------------------------|------- GPL-2.0 11139 and resulted in the first patch in this series. If that file was a */uapi/* path one, it was "GPL-2.0 WITH Linux-syscall-note" otherwise it was "GPL-2.0". Results of that was: SPDX license identifier # files ---------------------------------------------------|------- GPL-2.0 WITH Linux-syscall-note 930 and resulted in the second patch in this series. - if a file had some form of licensing information in it, and was one of the */uapi/* ones, it was denoted with the Linux-syscall-note if any GPL family license was found in the file or had no licensing in it (per prior point). Results summary: SPDX license identifier # files ---------------------------------------------------|------ GPL-2.0 WITH Linux-syscall-note 270 GPL-2.0+ WITH Linux-syscall-note 169 ((GPL-2.0 WITH Linux-syscall-note) OR BSD-2-Clause) 21 ((GPL-2.0 WITH Linux-syscall-note) OR BSD-3-Clause) 17 LGPL-2.1+ WITH Linux-syscall-note 15 GPL-1.0+ WITH Linux-syscall-note 14 ((GPL-2.0+ WITH Linux-syscall-note) OR BSD-3-Clause) 5 LGPL-2.0+ WITH Linux-syscall-note 4 LGPL-2.1 WITH Linux-syscall-note 3 ((GPL-2.0 WITH Linux-syscall-note) OR MIT) 3 ((GPL-2.0 WITH Linux-syscall-note) AND MIT) 1 and that resulted in the third patch in this series. - when the two scanners agreed on the detected license(s), that became the concluded license(s). - when there was disagreement between the two scanners (one detected a license but the other didn't, or they both detected different licenses) a manual inspection of the file occurred. - In most cases a manual inspection of the information in the file resulted in a clear resolution of the license that should apply (and which scanner probably needed to revisit its heuristics). - When it was not immediately clear, the license identifier was confirmed with lawyers working with the Linux Foundation. - If there was any question as to the appropriate license identifier, the file was flagged for further research and to be revisited later in time. In total, over 70 hours of logged manual review was done on the spreadsheet to determine the SPDX license identifiers to apply to the source files by Kate, Philippe, Thomas and, in some cases, confirmation by lawyers working with the Linux Foundation. Kate also obtained a third independent scan of the 4.13 code base from FOSSology, and compared selected files where the other two scanners disagreed against that SPDX file, to see if there was new insights. The Windriver scanner is based on an older version of FOSSology in part, so they are related. Thomas did random spot checks in about 500 files from the spreadsheets for the uapi headers and agreed with SPDX license identifier in the files he inspected. For the non-uapi files Thomas did random spot checks in about 15000 files. In initial set of patches against 4.14-rc6, 3 files were found to have copy/paste license identifier errors, and have been fixed to reflect the correct identifier. Additionally Philippe spent 10 hours this week doing a detailed manual inspection and review of the 12,461 patched files from the initial patch version early this week with: - a full scancode scan run, collecting the matched texts, detected license ids and scores - reviewing anything where there was a license detected (about 500+ files) to ensure that the applied SPDX license was correct - reviewing anything where there was no detection but the patch license was not GPL-2.0 WITH Linux-syscall-note to ensure that the applied SPDX license was correct This produced a worksheet with 20 files needing minor correction. This worksheet was then exported into 3 different .csv files for the different types of files to be modified. These .csv files were then reviewed by Greg. Thomas wrote a script to parse the csv files and add the proper SPDX tag to the file, in the format that the file expected. This script was further refined by Greg based on the output to detect more types of files automatically and to distinguish between header and source .c files (which need different comment types.) Finally Greg ran the script using the .csv files to generate the patches. Reviewed-by: Kate Stewart <kstewart@linuxfoundation.org> Reviewed-by: Philippe Ombredanne <pombredanne@nexb.com> Reviewed-by: Thomas Gleixner <tglx@linutronix.de> Signed-off-by: Greg Kroah-Hartman <gregkh@linuxfoundation.org>
232 lines
5.9 KiB
C
232 lines
5.9 KiB
C
// SPDX-License-Identifier: GPL-2.0
|
|
/*
|
|
* Support for Versatile FPGA-based IRQ controllers
|
|
*/
|
|
#include <linux/bitops.h>
|
|
#include <linux/irq.h>
|
|
#include <linux/io.h>
|
|
#include <linux/irqchip.h>
|
|
#include <linux/irqchip/versatile-fpga.h>
|
|
#include <linux/irqdomain.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of.h>
|
|
#include <linux/of_address.h>
|
|
#include <linux/of_irq.h>
|
|
|
|
#include <asm/exception.h>
|
|
#include <asm/mach/irq.h>
|
|
|
|
#define IRQ_STATUS 0x00
|
|
#define IRQ_RAW_STATUS 0x04
|
|
#define IRQ_ENABLE_SET 0x08
|
|
#define IRQ_ENABLE_CLEAR 0x0c
|
|
#define INT_SOFT_SET 0x10
|
|
#define INT_SOFT_CLEAR 0x14
|
|
#define FIQ_STATUS 0x20
|
|
#define FIQ_RAW_STATUS 0x24
|
|
#define FIQ_ENABLE 0x28
|
|
#define FIQ_ENABLE_SET 0x28
|
|
#define FIQ_ENABLE_CLEAR 0x2C
|
|
|
|
#define PIC_ENABLES 0x20 /* set interrupt pass through bits */
|
|
|
|
/**
|
|
* struct fpga_irq_data - irq data container for the FPGA IRQ controller
|
|
* @base: memory offset in virtual memory
|
|
* @chip: chip container for this instance
|
|
* @domain: IRQ domain for this instance
|
|
* @valid: mask for valid IRQs on this controller
|
|
* @used_irqs: number of active IRQs on this controller
|
|
*/
|
|
struct fpga_irq_data {
|
|
void __iomem *base;
|
|
struct irq_chip chip;
|
|
u32 valid;
|
|
struct irq_domain *domain;
|
|
u8 used_irqs;
|
|
};
|
|
|
|
/* we cannot allocate memory when the controllers are initially registered */
|
|
static struct fpga_irq_data fpga_irq_devices[CONFIG_VERSATILE_FPGA_IRQ_NR];
|
|
static int fpga_irq_id;
|
|
|
|
static void fpga_irq_mask(struct irq_data *d)
|
|
{
|
|
struct fpga_irq_data *f = irq_data_get_irq_chip_data(d);
|
|
u32 mask = 1 << d->hwirq;
|
|
|
|
writel(mask, f->base + IRQ_ENABLE_CLEAR);
|
|
}
|
|
|
|
static void fpga_irq_unmask(struct irq_data *d)
|
|
{
|
|
struct fpga_irq_data *f = irq_data_get_irq_chip_data(d);
|
|
u32 mask = 1 << d->hwirq;
|
|
|
|
writel(mask, f->base + IRQ_ENABLE_SET);
|
|
}
|
|
|
|
static void fpga_irq_handle(struct irq_desc *desc)
|
|
{
|
|
struct fpga_irq_data *f = irq_desc_get_handler_data(desc);
|
|
u32 status = readl(f->base + IRQ_STATUS);
|
|
|
|
if (status == 0) {
|
|
do_bad_IRQ(desc);
|
|
return;
|
|
}
|
|
|
|
do {
|
|
unsigned int irq = ffs(status) - 1;
|
|
|
|
status &= ~(1 << irq);
|
|
generic_handle_irq(irq_find_mapping(f->domain, irq));
|
|
} while (status);
|
|
}
|
|
|
|
/*
|
|
* Handle each interrupt in a single FPGA IRQ controller. Returns non-zero
|
|
* if we've handled at least one interrupt. This does a single read of the
|
|
* status register and handles all interrupts in order from LSB first.
|
|
*/
|
|
static int handle_one_fpga(struct fpga_irq_data *f, struct pt_regs *regs)
|
|
{
|
|
int handled = 0;
|
|
int irq;
|
|
u32 status;
|
|
|
|
while ((status = readl(f->base + IRQ_STATUS))) {
|
|
irq = ffs(status) - 1;
|
|
handle_domain_irq(f->domain, irq, regs);
|
|
handled = 1;
|
|
}
|
|
|
|
return handled;
|
|
}
|
|
|
|
/*
|
|
* Keep iterating over all registered FPGA IRQ controllers until there are
|
|
* no pending interrupts.
|
|
*/
|
|
asmlinkage void __exception_irq_entry fpga_handle_irq(struct pt_regs *regs)
|
|
{
|
|
int i, handled;
|
|
|
|
do {
|
|
for (i = 0, handled = 0; i < fpga_irq_id; ++i)
|
|
handled |= handle_one_fpga(&fpga_irq_devices[i], regs);
|
|
} while (handled);
|
|
}
|
|
|
|
static int fpga_irqdomain_map(struct irq_domain *d, unsigned int irq,
|
|
irq_hw_number_t hwirq)
|
|
{
|
|
struct fpga_irq_data *f = d->host_data;
|
|
|
|
/* Skip invalid IRQs, only register handlers for the real ones */
|
|
if (!(f->valid & BIT(hwirq)))
|
|
return -EPERM;
|
|
irq_set_chip_data(irq, f);
|
|
irq_set_chip_and_handler(irq, &f->chip,
|
|
handle_level_irq);
|
|
irq_set_probe(irq);
|
|
return 0;
|
|
}
|
|
|
|
static const struct irq_domain_ops fpga_irqdomain_ops = {
|
|
.map = fpga_irqdomain_map,
|
|
.xlate = irq_domain_xlate_onetwocell,
|
|
};
|
|
|
|
void __init fpga_irq_init(void __iomem *base, const char *name, int irq_start,
|
|
int parent_irq, u32 valid, struct device_node *node)
|
|
{
|
|
struct fpga_irq_data *f;
|
|
int i;
|
|
|
|
if (fpga_irq_id >= ARRAY_SIZE(fpga_irq_devices)) {
|
|
pr_err("%s: too few FPGA IRQ controllers, increase CONFIG_VERSATILE_FPGA_IRQ_NR\n", __func__);
|
|
return;
|
|
}
|
|
f = &fpga_irq_devices[fpga_irq_id];
|
|
f->base = base;
|
|
f->chip.name = name;
|
|
f->chip.irq_ack = fpga_irq_mask;
|
|
f->chip.irq_mask = fpga_irq_mask;
|
|
f->chip.irq_unmask = fpga_irq_unmask;
|
|
f->valid = valid;
|
|
|
|
if (parent_irq != -1) {
|
|
irq_set_chained_handler_and_data(parent_irq, fpga_irq_handle,
|
|
f);
|
|
}
|
|
|
|
/* This will also allocate irq descriptors */
|
|
f->domain = irq_domain_add_simple(node, fls(valid), irq_start,
|
|
&fpga_irqdomain_ops, f);
|
|
|
|
/* This will allocate all valid descriptors in the linear case */
|
|
for (i = 0; i < fls(valid); i++)
|
|
if (valid & BIT(i)) {
|
|
if (!irq_start)
|
|
irq_create_mapping(f->domain, i);
|
|
f->used_irqs++;
|
|
}
|
|
|
|
pr_info("FPGA IRQ chip %d \"%s\" @ %p, %u irqs",
|
|
fpga_irq_id, name, base, f->used_irqs);
|
|
if (parent_irq != -1)
|
|
pr_cont(", parent IRQ: %d\n", parent_irq);
|
|
else
|
|
pr_cont("\n");
|
|
|
|
fpga_irq_id++;
|
|
}
|
|
|
|
#ifdef CONFIG_OF
|
|
int __init fpga_irq_of_init(struct device_node *node,
|
|
struct device_node *parent)
|
|
{
|
|
void __iomem *base;
|
|
u32 clear_mask;
|
|
u32 valid_mask;
|
|
int parent_irq;
|
|
|
|
if (WARN_ON(!node))
|
|
return -ENODEV;
|
|
|
|
base = of_iomap(node, 0);
|
|
WARN(!base, "unable to map fpga irq registers\n");
|
|
|
|
if (of_property_read_u32(node, "clear-mask", &clear_mask))
|
|
clear_mask = 0;
|
|
|
|
if (of_property_read_u32(node, "valid-mask", &valid_mask))
|
|
valid_mask = 0;
|
|
|
|
/* Some chips are cascaded from a parent IRQ */
|
|
parent_irq = irq_of_parse_and_map(node, 0);
|
|
if (!parent_irq) {
|
|
set_handle_irq(fpga_handle_irq);
|
|
parent_irq = -1;
|
|
}
|
|
|
|
fpga_irq_init(base, node->name, 0, parent_irq, valid_mask, node);
|
|
|
|
writel(clear_mask, base + IRQ_ENABLE_CLEAR);
|
|
writel(clear_mask, base + FIQ_ENABLE_CLEAR);
|
|
|
|
/*
|
|
* On Versatile AB/PB, some secondary interrupts have a direct
|
|
* pass-thru to the primary controller for IRQs 20 and 22-31 which need
|
|
* to be enabled. See section 3.10 of the Versatile AB user guide.
|
|
*/
|
|
if (of_device_is_compatible(node, "arm,versatile-sic"))
|
|
writel(0xffd00000, base + PIC_ENABLES);
|
|
|
|
return 0;
|
|
}
|
|
IRQCHIP_DECLARE(arm_fpga, "arm,versatile-fpga-irq", fpga_irq_of_init);
|
|
IRQCHIP_DECLARE(arm_fpga_sic, "arm,versatile-sic", fpga_irq_of_init);
|
|
IRQCHIP_DECLARE(ox810se_rps, "oxsemi,ox810se-rps-irq", fpga_irq_of_init);
|
|
#endif
|