77 lines
1.3 KiB
C
77 lines
1.3 KiB
C
/* SPDX-License-Identifier: MIT */
|
|
/*
|
|
* Copyright © 2021 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __INTEL_PM_TYPES_H__
|
|
#define __INTEL_PM_TYPES_H__
|
|
|
|
#include <linux/types.h>
|
|
|
|
#include "display/intel_display.h"
|
|
|
|
enum intel_ddb_partitioning {
|
|
INTEL_DDB_PART_1_2,
|
|
INTEL_DDB_PART_5_6, /* IVB+ */
|
|
};
|
|
|
|
struct ilk_wm_values {
|
|
u32 wm_pipe[3];
|
|
u32 wm_lp[3];
|
|
u32 wm_lp_spr[3];
|
|
bool enable_fbc_wm;
|
|
enum intel_ddb_partitioning partitioning;
|
|
};
|
|
|
|
struct g4x_pipe_wm {
|
|
u16 plane[I915_MAX_PLANES];
|
|
u16 fbc;
|
|
};
|
|
|
|
struct g4x_sr_wm {
|
|
u16 plane;
|
|
u16 cursor;
|
|
u16 fbc;
|
|
};
|
|
|
|
struct vlv_wm_ddl_values {
|
|
u8 plane[I915_MAX_PLANES];
|
|
};
|
|
|
|
struct vlv_wm_values {
|
|
struct g4x_pipe_wm pipe[3];
|
|
struct g4x_sr_wm sr;
|
|
struct vlv_wm_ddl_values ddl[3];
|
|
u8 level;
|
|
bool cxsr;
|
|
};
|
|
|
|
struct g4x_wm_values {
|
|
struct g4x_pipe_wm pipe[2];
|
|
struct g4x_sr_wm sr;
|
|
struct g4x_sr_wm hpll;
|
|
bool cxsr;
|
|
bool hpll_en;
|
|
bool fbc_en;
|
|
};
|
|
|
|
struct skl_ddb_entry {
|
|
u16 start, end; /* in number of blocks, 'end' is exclusive */
|
|
};
|
|
|
|
static inline u16 skl_ddb_entry_size(const struct skl_ddb_entry *entry)
|
|
{
|
|
return entry->end - entry->start;
|
|
}
|
|
|
|
static inline bool skl_ddb_entry_equal(const struct skl_ddb_entry *e1,
|
|
const struct skl_ddb_entry *e2)
|
|
{
|
|
if (e1->start == e2->start && e1->end == e2->end)
|
|
return true;
|
|
|
|
return false;
|
|
}
|
|
|
|
#endif /* __INTEL_PM_TYPES_H__ */
|