mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-27 03:10:12 +00:00
be67c41781
This patch adds power domain indices for the RZ/G2N (a.k.a r8a774b1) SoC. Signed-off-by: Biju Das <biju.das@bp.renesas.com> Link: https://lore.kernel.org/r/1567666326-27373-1-git-send-email-biju.das@bp.renesas.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
26 lines
737 B
C
26 lines
737 B
C
/* SPDX-License-Identifier: GPL-2.0
|
|
*
|
|
* Copyright (C) 2019 Renesas Electronics Corp.
|
|
*/
|
|
#ifndef __DT_BINDINGS_POWER_R8A774B1_SYSC_H__
|
|
#define __DT_BINDINGS_POWER_R8A774B1_SYSC_H__
|
|
|
|
/*
|
|
* These power domain indices match the numbers of the interrupt bits
|
|
* representing the power areas in the various Interrupt Registers
|
|
* (e.g. SYSCISR, Interrupt Status Register)
|
|
*/
|
|
|
|
#define R8A774B1_PD_CA57_CPU0 0
|
|
#define R8A774B1_PD_CA57_CPU1 1
|
|
#define R8A774B1_PD_A3VP 9
|
|
#define R8A774B1_PD_CA57_SCU 12
|
|
#define R8A774B1_PD_A3VC 14
|
|
#define R8A774B1_PD_3DG_A 17
|
|
#define R8A774B1_PD_3DG_B 18
|
|
#define R8A774B1_PD_A2VC1 26
|
|
|
|
/* Always-on power area */
|
|
#define R8A774B1_PD_ALWAYS_ON 32
|
|
|
|
#endif /* __DT_BINDINGS_POWER_R8A774B1_SYSC_H__ */
|