mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-14 04:26:45 +00:00
85cedb4e0c
Add device tree bindings for display clock controller on QCM2290 SoCs. Signed-off-by: Loic Poulain <loic.poulain@linaro.org> Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/1644432308-21099-1-git-send-email-loic.poulain@linaro.org
34 lines
1 KiB
C
34 lines
1 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (c) 2019, The Linux Foundation. All rights reserved.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_QCM2290_H
|
|
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_QCM2290_H
|
|
|
|
/* DISP_CC clocks */
|
|
#define DISP_CC_PLL0 0
|
|
#define DISP_CC_MDSS_AHB_CLK 1
|
|
#define DISP_CC_MDSS_AHB_CLK_SRC 2
|
|
#define DISP_CC_MDSS_BYTE0_CLK 3
|
|
#define DISP_CC_MDSS_BYTE0_CLK_SRC 4
|
|
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 5
|
|
#define DISP_CC_MDSS_BYTE0_INTF_CLK 6
|
|
#define DISP_CC_MDSS_ESC0_CLK 7
|
|
#define DISP_CC_MDSS_ESC0_CLK_SRC 8
|
|
#define DISP_CC_MDSS_MDP_CLK 9
|
|
#define DISP_CC_MDSS_MDP_CLK_SRC 10
|
|
#define DISP_CC_MDSS_MDP_LUT_CLK 11
|
|
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 12
|
|
#define DISP_CC_MDSS_PCLK0_CLK 13
|
|
#define DISP_CC_MDSS_PCLK0_CLK_SRC 14
|
|
#define DISP_CC_MDSS_VSYNC_CLK 15
|
|
#define DISP_CC_MDSS_VSYNC_CLK_SRC 16
|
|
#define DISP_CC_SLEEP_CLK 17
|
|
#define DISP_CC_SLEEP_CLK_SRC 18
|
|
#define DISP_CC_XO_CLK 19
|
|
#define DISP_CC_XO_CLK_SRC 20
|
|
|
|
#define MDSS_GDSC 0
|
|
|
|
#endif
|