mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-05 18:39:59 +00:00
![Andre Przywara](/assets/img/avatar_default.png)
The H6 and H616 feature an (undocumented) bus clock gate for accessing the RTC registers. This seems to be enabled at reset (or by the BootROM), so we got away without it so far, but exists regardless. Since the new RTC clock binding for the H616 requires this "bus" clock to be specified in the DT, add this to R_CCU clock driver and expose it on the DT side with a new number. We do this for both the H6 and H616, but mark it as IGNORE_UNUSED, as we cannot reference it in any H6 DTs. Signed-off-by: Andre Przywara <andre.przywara@arm.com> Reviewed-by: Samuel Holland <samuel@sholland.org> Signed-off-by: Jernej Skrabec <jernej.skrabec@gmail.com> Link: https://lore.kernel.org/r/20220428230933.15262-2-andre.przywara@arm.com
27 lines
565 B
C
27 lines
565 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2017 Icenowy Zheng <icenowy@aosc.xyz>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_SUN50I_H6_R_CCU_H_
|
|
#define _DT_BINDINGS_CLK_SUN50I_H6_R_CCU_H_
|
|
|
|
#define CLK_AR100 0
|
|
|
|
#define CLK_R_APB1 2
|
|
|
|
#define CLK_R_APB1_TIMER 4
|
|
#define CLK_R_APB1_TWD 5
|
|
#define CLK_R_APB1_PWM 6
|
|
#define CLK_R_APB2_UART 7
|
|
#define CLK_R_APB2_I2C 8
|
|
#define CLK_R_APB1_IR 9
|
|
#define CLK_R_APB1_W1 10
|
|
|
|
#define CLK_IR 11
|
|
#define CLK_W1 12
|
|
|
|
#define CLK_R_APB2_RSB 13
|
|
#define CLK_R_APB1_RTC 14
|
|
|
|
#endif /* _DT_BINDINGS_CLK_SUN50I_H6_R_CCU_H_ */
|