mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-25 10:19:47 +00:00
![Daniel Lezcano](/assets/img/avatar_default.png)
The CLOCKSOURCE_OF_DECLARE macro is used widely for the timers to declare the clocksource at early stage. However, this macro is also used to initialize the clockevent if any, or the clockevent only. It was originally suggested to declare another macro to initialize a clockevent, so in order to separate the two entities even they belong to the same IP. This was not accepted because of the impact on the DT where splitting a clocksource/clockevent definition does not make sense as it is a Linux concept not a hardware description. On the other side, the clocksource has not interrupt declared while the clockevent has, so it is easy from the driver to know if the description is for a clockevent or a clocksource, IOW it could be implemented at the driver level. So instead of dealing with a named clocksource macro, let's use a more generic one: TIMER_OF_DECLARE. The patch has not functional changes. Signed-off-by: Daniel Lezcano <daniel.lezcano@linaro.org> Acked-by: Heiko Stuebner <heiko@sntech.de> Acked-by: Neil Armstrong <narmstrong@baylibre.com> Acked-by: Arnd Bergmann <arnd@arndb.de> Acked-by: Matthias Brugger <matthias.bgg@gmail.com> Reviewed-by: Linus Walleij <linus.walleij@linaro.org>
204 lines
4.8 KiB
C
204 lines
4.8 KiB
C
/*
|
|
* This file is subject to the terms and conditions of the GNU General Public
|
|
* License. See the file "COPYING" in the main directory of this archive
|
|
* for more details.
|
|
*
|
|
* Copyright (C) 2012 MIPS Technologies, Inc. All rights reserved.
|
|
*/
|
|
#include <linux/clk.h>
|
|
#include <linux/clockchips.h>
|
|
#include <linux/cpu.h>
|
|
#include <linux/init.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/irqchip/mips-gic.h>
|
|
#include <linux/notifier.h>
|
|
#include <linux/of_irq.h>
|
|
#include <linux/percpu.h>
|
|
#include <linux/smp.h>
|
|
#include <linux/time.h>
|
|
|
|
static DEFINE_PER_CPU(struct clock_event_device, gic_clockevent_device);
|
|
static int gic_timer_irq;
|
|
static unsigned int gic_frequency;
|
|
|
|
static int gic_next_event(unsigned long delta, struct clock_event_device *evt)
|
|
{
|
|
u64 cnt;
|
|
int res;
|
|
|
|
cnt = gic_read_count();
|
|
cnt += (u64)delta;
|
|
gic_write_cpu_compare(cnt, cpumask_first(evt->cpumask));
|
|
res = ((int)(gic_read_count() - cnt) >= 0) ? -ETIME : 0;
|
|
return res;
|
|
}
|
|
|
|
static irqreturn_t gic_compare_interrupt(int irq, void *dev_id)
|
|
{
|
|
struct clock_event_device *cd = dev_id;
|
|
|
|
gic_write_compare(gic_read_compare());
|
|
cd->event_handler(cd);
|
|
return IRQ_HANDLED;
|
|
}
|
|
|
|
struct irqaction gic_compare_irqaction = {
|
|
.handler = gic_compare_interrupt,
|
|
.percpu_dev_id = &gic_clockevent_device,
|
|
.flags = IRQF_PERCPU | IRQF_TIMER,
|
|
.name = "timer",
|
|
};
|
|
|
|
static void gic_clockevent_cpu_init(unsigned int cpu,
|
|
struct clock_event_device *cd)
|
|
{
|
|
cd->name = "MIPS GIC";
|
|
cd->features = CLOCK_EVT_FEAT_ONESHOT |
|
|
CLOCK_EVT_FEAT_C3STOP;
|
|
|
|
cd->rating = 350;
|
|
cd->irq = gic_timer_irq;
|
|
cd->cpumask = cpumask_of(cpu);
|
|
cd->set_next_event = gic_next_event;
|
|
|
|
clockevents_config_and_register(cd, gic_frequency, 0x300, 0x7fffffff);
|
|
|
|
enable_percpu_irq(gic_timer_irq, IRQ_TYPE_NONE);
|
|
}
|
|
|
|
static void gic_clockevent_cpu_exit(struct clock_event_device *cd)
|
|
{
|
|
disable_percpu_irq(gic_timer_irq);
|
|
}
|
|
|
|
static void gic_update_frequency(void *data)
|
|
{
|
|
unsigned long rate = (unsigned long)data;
|
|
|
|
clockevents_update_freq(this_cpu_ptr(&gic_clockevent_device), rate);
|
|
}
|
|
|
|
static int gic_starting_cpu(unsigned int cpu)
|
|
{
|
|
gic_clockevent_cpu_init(cpu, this_cpu_ptr(&gic_clockevent_device));
|
|
return 0;
|
|
}
|
|
|
|
static int gic_clk_notifier(struct notifier_block *nb, unsigned long action,
|
|
void *data)
|
|
{
|
|
struct clk_notifier_data *cnd = data;
|
|
|
|
if (action == POST_RATE_CHANGE)
|
|
on_each_cpu(gic_update_frequency, (void *)cnd->new_rate, 1);
|
|
|
|
return NOTIFY_OK;
|
|
}
|
|
|
|
static int gic_dying_cpu(unsigned int cpu)
|
|
{
|
|
gic_clockevent_cpu_exit(this_cpu_ptr(&gic_clockevent_device));
|
|
return 0;
|
|
}
|
|
|
|
static struct notifier_block gic_clk_nb = {
|
|
.notifier_call = gic_clk_notifier,
|
|
};
|
|
|
|
static int gic_clockevent_init(void)
|
|
{
|
|
int ret;
|
|
|
|
if (!gic_frequency)
|
|
return -ENXIO;
|
|
|
|
ret = setup_percpu_irq(gic_timer_irq, &gic_compare_irqaction);
|
|
if (ret < 0) {
|
|
pr_err("GIC timer IRQ %d setup failed: %d\n",
|
|
gic_timer_irq, ret);
|
|
return ret;
|
|
}
|
|
|
|
cpuhp_setup_state(CPUHP_AP_MIPS_GIC_TIMER_STARTING,
|
|
"clockevents/mips/gic/timer:starting",
|
|
gic_starting_cpu, gic_dying_cpu);
|
|
return 0;
|
|
}
|
|
|
|
static u64 gic_hpt_read(struct clocksource *cs)
|
|
{
|
|
return gic_read_count();
|
|
}
|
|
|
|
static struct clocksource gic_clocksource = {
|
|
.name = "GIC",
|
|
.read = gic_hpt_read,
|
|
.flags = CLOCK_SOURCE_IS_CONTINUOUS,
|
|
.archdata = { .vdso_clock_mode = VDSO_CLOCK_GIC },
|
|
};
|
|
|
|
static int __init __gic_clocksource_init(void)
|
|
{
|
|
int ret;
|
|
|
|
/* Set clocksource mask. */
|
|
gic_clocksource.mask = CLOCKSOURCE_MASK(gic_get_count_width());
|
|
|
|
/* Calculate a somewhat reasonable rating value. */
|
|
gic_clocksource.rating = 200 + gic_frequency / 10000000;
|
|
|
|
ret = clocksource_register_hz(&gic_clocksource, gic_frequency);
|
|
if (ret < 0)
|
|
pr_warn("GIC: Unable to register clocksource\n");
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int __init gic_clocksource_of_init(struct device_node *node)
|
|
{
|
|
struct clk *clk;
|
|
int ret;
|
|
|
|
if (!gic_present || !node->parent ||
|
|
!of_device_is_compatible(node->parent, "mti,gic")) {
|
|
pr_warn("No DT definition for the mips gic driver\n");
|
|
return -ENXIO;
|
|
}
|
|
|
|
clk = of_clk_get(node, 0);
|
|
if (!IS_ERR(clk)) {
|
|
if (clk_prepare_enable(clk) < 0) {
|
|
pr_err("GIC failed to enable clock\n");
|
|
clk_put(clk);
|
|
return PTR_ERR(clk);
|
|
}
|
|
|
|
gic_frequency = clk_get_rate(clk);
|
|
} else if (of_property_read_u32(node, "clock-frequency",
|
|
&gic_frequency)) {
|
|
pr_err("GIC frequency not specified.\n");
|
|
return -EINVAL;;
|
|
}
|
|
gic_timer_irq = irq_of_parse_and_map(node, 0);
|
|
if (!gic_timer_irq) {
|
|
pr_err("GIC timer IRQ not specified.\n");
|
|
return -EINVAL;;
|
|
}
|
|
|
|
ret = __gic_clocksource_init();
|
|
if (ret)
|
|
return ret;
|
|
|
|
ret = gic_clockevent_init();
|
|
if (!ret && !IS_ERR(clk)) {
|
|
if (clk_notifier_register(clk, &gic_clk_nb) < 0)
|
|
pr_warn("GIC: Unable to register clock notifier\n");
|
|
}
|
|
|
|
/* And finally start the counter */
|
|
gic_start_count();
|
|
|
|
return 0;
|
|
}
|
|
TIMER_OF_DECLARE(mips_gic_timer, "mti,gic-timer",
|
|
gic_clocksource_of_init);
|