mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-30 16:07:39 +00:00
2fccf9e605
Otherwise we hit an unablanced enable-count when unbinding the DFI device: [ 1279.659119] ------------[ cut here ]------------ [ 1279.659179] WARNING: CPU: 2 PID: 5638 at drivers/devfreq/devfreq-event.c:360 devfreq_event_remove_edev+0x84/0x8c ... [ 1279.659352] Hardware name: Google Kevin (DT) [ 1279.659363] pstate: 80400005 (Nzcv daif +PAN -UAO -TCO BTYPE=--) [ 1279.659371] pc : devfreq_event_remove_edev+0x84/0x8c [ 1279.659380] lr : devm_devfreq_event_release+0x1c/0x28 ... [ 1279.659571] Call trace: [ 1279.659582] devfreq_event_remove_edev+0x84/0x8c [ 1279.659590] devm_devfreq_event_release+0x1c/0x28 [ 1279.659602] release_nodes+0x1cc/0x244 [ 1279.659611] devres_release_all+0x44/0x60 [ 1279.659621] device_release_driver_internal+0x11c/0x1ac [ 1279.659629] device_driver_detach+0x20/0x2c [ 1279.659641] unbind_store+0x7c/0xb0 [ 1279.659650] drv_attr_store+0x2c/0x40 [ 1279.659663] sysfs_kf_write+0x44/0x58 [ 1279.659672] kernfs_fop_write_iter+0xf4/0x190 [ 1279.659684] vfs_write+0x2b0/0x2e4 [ 1279.659693] ksys_write+0x80/0xec [ 1279.659701] __arm64_sys_write+0x24/0x30 [ 1279.659714] el0_svc_common+0xf0/0x1d8 [ 1279.659724] do_el0_svc_compat+0x28/0x3c [ 1279.659738] el0_svc_compat+0x10/0x1c [ 1279.659746] el0_sync_compat_handler+0xa8/0xcc [ 1279.659758] el0_sync_compat+0x188/0x1c0 [ 1279.659768] ---[ end trace cec200e5094155b4 ]--- Signed-off-by: Brian Norris <briannorris@chromium.org> Signed-off-by: Chanwoo Choi <cw00.choi@samsung.com>
485 lines
13 KiB
C
485 lines
13 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (c) 2016, Fuzhou Rockchip Electronics Co., Ltd.
|
|
* Author: Lin Huang <hl@rock-chips.com>
|
|
*/
|
|
|
|
#include <linux/arm-smccc.h>
|
|
#include <linux/bitfield.h>
|
|
#include <linux/clk.h>
|
|
#include <linux/delay.h>
|
|
#include <linux/devfreq.h>
|
|
#include <linux/devfreq-event.h>
|
|
#include <linux/interrupt.h>
|
|
#include <linux/mfd/syscon.h>
|
|
#include <linux/module.h>
|
|
#include <linux/of.h>
|
|
#include <linux/platform_device.h>
|
|
#include <linux/pm_opp.h>
|
|
#include <linux/regmap.h>
|
|
#include <linux/regulator/consumer.h>
|
|
#include <linux/rwsem.h>
|
|
#include <linux/suspend.h>
|
|
|
|
#include <soc/rockchip/rk3399_grf.h>
|
|
#include <soc/rockchip/rockchip_sip.h>
|
|
|
|
#define NS_TO_CYCLE(NS, MHz) (((NS) * (MHz)) / NSEC_PER_USEC)
|
|
|
|
#define RK3399_SET_ODT_PD_0_SR_IDLE GENMASK(7, 0)
|
|
#define RK3399_SET_ODT_PD_0_SR_MC_GATE_IDLE GENMASK(15, 8)
|
|
#define RK3399_SET_ODT_PD_0_STANDBY_IDLE GENMASK(31, 16)
|
|
|
|
#define RK3399_SET_ODT_PD_1_PD_IDLE GENMASK(11, 0)
|
|
#define RK3399_SET_ODT_PD_1_SRPD_LITE_IDLE GENMASK(27, 16)
|
|
|
|
#define RK3399_SET_ODT_PD_2_ODT_ENABLE BIT(0)
|
|
|
|
struct rk3399_dmcfreq {
|
|
struct device *dev;
|
|
struct devfreq *devfreq;
|
|
struct devfreq_simple_ondemand_data ondemand_data;
|
|
struct clk *dmc_clk;
|
|
struct devfreq_event_dev *edev;
|
|
struct mutex lock;
|
|
struct regulator *vdd_center;
|
|
struct regmap *regmap_pmu;
|
|
unsigned long rate, target_rate;
|
|
unsigned long volt, target_volt;
|
|
unsigned int odt_dis_freq;
|
|
|
|
unsigned int pd_idle_ns;
|
|
unsigned int sr_idle_ns;
|
|
unsigned int sr_mc_gate_idle_ns;
|
|
unsigned int srpd_lite_idle_ns;
|
|
unsigned int standby_idle_ns;
|
|
unsigned int ddr3_odt_dis_freq;
|
|
unsigned int lpddr3_odt_dis_freq;
|
|
unsigned int lpddr4_odt_dis_freq;
|
|
|
|
unsigned int pd_idle_dis_freq;
|
|
unsigned int sr_idle_dis_freq;
|
|
unsigned int sr_mc_gate_idle_dis_freq;
|
|
unsigned int srpd_lite_idle_dis_freq;
|
|
unsigned int standby_idle_dis_freq;
|
|
};
|
|
|
|
static int rk3399_dmcfreq_target(struct device *dev, unsigned long *freq,
|
|
u32 flags)
|
|
{
|
|
struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
|
|
struct dev_pm_opp *opp;
|
|
unsigned long old_clk_rate = dmcfreq->rate;
|
|
unsigned long target_volt, target_rate;
|
|
unsigned int ddrcon_mhz;
|
|
struct arm_smccc_res res;
|
|
int err;
|
|
|
|
u32 odt_pd_arg0 = 0;
|
|
u32 odt_pd_arg1 = 0;
|
|
u32 odt_pd_arg2 = 0;
|
|
|
|
opp = devfreq_recommended_opp(dev, freq, flags);
|
|
if (IS_ERR(opp))
|
|
return PTR_ERR(opp);
|
|
|
|
target_rate = dev_pm_opp_get_freq(opp);
|
|
target_volt = dev_pm_opp_get_voltage(opp);
|
|
dev_pm_opp_put(opp);
|
|
|
|
if (dmcfreq->rate == target_rate)
|
|
return 0;
|
|
|
|
mutex_lock(&dmcfreq->lock);
|
|
|
|
/*
|
|
* Some idle parameters may be based on the DDR controller clock, which
|
|
* is half of the DDR frequency.
|
|
* pd_idle and standby_idle are based on the controller clock cycle.
|
|
* sr_idle_cycle, sr_mc_gate_idle_cycle, and srpd_lite_idle_cycle
|
|
* are based on the 1024 controller clock cycle
|
|
*/
|
|
ddrcon_mhz = target_rate / USEC_PER_SEC / 2;
|
|
|
|
u32p_replace_bits(&odt_pd_arg1,
|
|
NS_TO_CYCLE(dmcfreq->pd_idle_ns, ddrcon_mhz),
|
|
RK3399_SET_ODT_PD_1_PD_IDLE);
|
|
u32p_replace_bits(&odt_pd_arg0,
|
|
NS_TO_CYCLE(dmcfreq->standby_idle_ns, ddrcon_mhz),
|
|
RK3399_SET_ODT_PD_0_STANDBY_IDLE);
|
|
u32p_replace_bits(&odt_pd_arg0,
|
|
DIV_ROUND_UP(NS_TO_CYCLE(dmcfreq->sr_idle_ns,
|
|
ddrcon_mhz), 1024),
|
|
RK3399_SET_ODT_PD_0_SR_IDLE);
|
|
u32p_replace_bits(&odt_pd_arg0,
|
|
DIV_ROUND_UP(NS_TO_CYCLE(dmcfreq->sr_mc_gate_idle_ns,
|
|
ddrcon_mhz), 1024),
|
|
RK3399_SET_ODT_PD_0_SR_MC_GATE_IDLE);
|
|
u32p_replace_bits(&odt_pd_arg1,
|
|
DIV_ROUND_UP(NS_TO_CYCLE(dmcfreq->srpd_lite_idle_ns,
|
|
ddrcon_mhz), 1024),
|
|
RK3399_SET_ODT_PD_1_SRPD_LITE_IDLE);
|
|
|
|
if (dmcfreq->regmap_pmu) {
|
|
if (target_rate >= dmcfreq->sr_idle_dis_freq)
|
|
odt_pd_arg0 &= ~RK3399_SET_ODT_PD_0_SR_IDLE;
|
|
|
|
if (target_rate >= dmcfreq->sr_mc_gate_idle_dis_freq)
|
|
odt_pd_arg0 &= ~RK3399_SET_ODT_PD_0_SR_MC_GATE_IDLE;
|
|
|
|
if (target_rate >= dmcfreq->standby_idle_dis_freq)
|
|
odt_pd_arg0 &= ~RK3399_SET_ODT_PD_0_STANDBY_IDLE;
|
|
|
|
if (target_rate >= dmcfreq->pd_idle_dis_freq)
|
|
odt_pd_arg1 &= ~RK3399_SET_ODT_PD_1_PD_IDLE;
|
|
|
|
if (target_rate >= dmcfreq->srpd_lite_idle_dis_freq)
|
|
odt_pd_arg1 &= ~RK3399_SET_ODT_PD_1_SRPD_LITE_IDLE;
|
|
|
|
if (target_rate >= dmcfreq->odt_dis_freq)
|
|
odt_pd_arg2 |= RK3399_SET_ODT_PD_2_ODT_ENABLE;
|
|
|
|
/*
|
|
* This makes a SMC call to the TF-A to set the DDR PD
|
|
* (power-down) timings and to enable or disable the
|
|
* ODT (on-die termination) resistors.
|
|
*/
|
|
arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, odt_pd_arg0, odt_pd_arg1,
|
|
ROCKCHIP_SIP_CONFIG_DRAM_SET_ODT_PD, odt_pd_arg2,
|
|
0, 0, 0, &res);
|
|
}
|
|
|
|
/*
|
|
* If frequency scaling from low to high, adjust voltage first.
|
|
* If frequency scaling from high to low, adjust frequency first.
|
|
*/
|
|
if (old_clk_rate < target_rate) {
|
|
err = regulator_set_voltage(dmcfreq->vdd_center, target_volt,
|
|
target_volt);
|
|
if (err) {
|
|
dev_err(dev, "Cannot set voltage %lu uV\n",
|
|
target_volt);
|
|
goto out;
|
|
}
|
|
}
|
|
|
|
err = clk_set_rate(dmcfreq->dmc_clk, target_rate);
|
|
if (err) {
|
|
dev_err(dev, "Cannot set frequency %lu (%d)\n", target_rate,
|
|
err);
|
|
regulator_set_voltage(dmcfreq->vdd_center, dmcfreq->volt,
|
|
dmcfreq->volt);
|
|
goto out;
|
|
}
|
|
|
|
/*
|
|
* Check the dpll rate,
|
|
* There only two result we will get,
|
|
* 1. Ddr frequency scaling fail, we still get the old rate.
|
|
* 2. Ddr frequency scaling sucessful, we get the rate we set.
|
|
*/
|
|
dmcfreq->rate = clk_get_rate(dmcfreq->dmc_clk);
|
|
|
|
/* If get the incorrect rate, set voltage to old value. */
|
|
if (dmcfreq->rate != target_rate) {
|
|
dev_err(dev, "Got wrong frequency, Request %lu, Current %lu\n",
|
|
target_rate, dmcfreq->rate);
|
|
regulator_set_voltage(dmcfreq->vdd_center, dmcfreq->volt,
|
|
dmcfreq->volt);
|
|
goto out;
|
|
} else if (old_clk_rate > target_rate)
|
|
err = regulator_set_voltage(dmcfreq->vdd_center, target_volt,
|
|
target_volt);
|
|
if (err)
|
|
dev_err(dev, "Cannot set voltage %lu uV\n", target_volt);
|
|
|
|
dmcfreq->rate = target_rate;
|
|
dmcfreq->volt = target_volt;
|
|
|
|
out:
|
|
mutex_unlock(&dmcfreq->lock);
|
|
return err;
|
|
}
|
|
|
|
static int rk3399_dmcfreq_get_dev_status(struct device *dev,
|
|
struct devfreq_dev_status *stat)
|
|
{
|
|
struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
|
|
struct devfreq_event_data edata;
|
|
int ret = 0;
|
|
|
|
ret = devfreq_event_get_event(dmcfreq->edev, &edata);
|
|
if (ret < 0)
|
|
return ret;
|
|
|
|
stat->current_frequency = dmcfreq->rate;
|
|
stat->busy_time = edata.load_count;
|
|
stat->total_time = edata.total_count;
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int rk3399_dmcfreq_get_cur_freq(struct device *dev, unsigned long *freq)
|
|
{
|
|
struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
|
|
|
|
*freq = dmcfreq->rate;
|
|
|
|
return 0;
|
|
}
|
|
|
|
static struct devfreq_dev_profile rk3399_devfreq_dmc_profile = {
|
|
.polling_ms = 200,
|
|
.target = rk3399_dmcfreq_target,
|
|
.get_dev_status = rk3399_dmcfreq_get_dev_status,
|
|
.get_cur_freq = rk3399_dmcfreq_get_cur_freq,
|
|
};
|
|
|
|
static __maybe_unused int rk3399_dmcfreq_suspend(struct device *dev)
|
|
{
|
|
struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
|
|
int ret = 0;
|
|
|
|
ret = devfreq_event_disable_edev(dmcfreq->edev);
|
|
if (ret < 0) {
|
|
dev_err(dev, "failed to disable the devfreq-event devices\n");
|
|
return ret;
|
|
}
|
|
|
|
ret = devfreq_suspend_device(dmcfreq->devfreq);
|
|
if (ret < 0) {
|
|
dev_err(dev, "failed to suspend the devfreq devices\n");
|
|
return ret;
|
|
}
|
|
|
|
return 0;
|
|
}
|
|
|
|
static __maybe_unused int rk3399_dmcfreq_resume(struct device *dev)
|
|
{
|
|
struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(dev);
|
|
int ret = 0;
|
|
|
|
ret = devfreq_event_enable_edev(dmcfreq->edev);
|
|
if (ret < 0) {
|
|
dev_err(dev, "failed to enable the devfreq-event devices\n");
|
|
return ret;
|
|
}
|
|
|
|
ret = devfreq_resume_device(dmcfreq->devfreq);
|
|
if (ret < 0) {
|
|
dev_err(dev, "failed to resume the devfreq devices\n");
|
|
return ret;
|
|
}
|
|
return ret;
|
|
}
|
|
|
|
static SIMPLE_DEV_PM_OPS(rk3399_dmcfreq_pm, rk3399_dmcfreq_suspend,
|
|
rk3399_dmcfreq_resume);
|
|
|
|
static int rk3399_dmcfreq_of_props(struct rk3399_dmcfreq *data,
|
|
struct device_node *np)
|
|
{
|
|
int ret = 0;
|
|
|
|
/*
|
|
* These are all optional, and serve as minimum bounds. Give them large
|
|
* (i.e., never "disabled") values if the DT doesn't specify one.
|
|
*/
|
|
data->pd_idle_dis_freq =
|
|
data->sr_idle_dis_freq =
|
|
data->sr_mc_gate_idle_dis_freq =
|
|
data->srpd_lite_idle_dis_freq =
|
|
data->standby_idle_dis_freq = UINT_MAX;
|
|
|
|
ret |= of_property_read_u32(np, "rockchip,pd-idle-ns",
|
|
&data->pd_idle_ns);
|
|
ret |= of_property_read_u32(np, "rockchip,sr-idle-ns",
|
|
&data->sr_idle_ns);
|
|
ret |= of_property_read_u32(np, "rockchip,sr-mc-gate-idle-ns",
|
|
&data->sr_mc_gate_idle_ns);
|
|
ret |= of_property_read_u32(np, "rockchip,srpd-lite-idle-ns",
|
|
&data->srpd_lite_idle_ns);
|
|
ret |= of_property_read_u32(np, "rockchip,standby-idle-ns",
|
|
&data->standby_idle_ns);
|
|
ret |= of_property_read_u32(np, "rockchip,ddr3_odt_dis_freq",
|
|
&data->ddr3_odt_dis_freq);
|
|
ret |= of_property_read_u32(np, "rockchip,lpddr3_odt_dis_freq",
|
|
&data->lpddr3_odt_dis_freq);
|
|
ret |= of_property_read_u32(np, "rockchip,lpddr4_odt_dis_freq",
|
|
&data->lpddr4_odt_dis_freq);
|
|
|
|
ret |= of_property_read_u32(np, "rockchip,pd-idle-dis-freq-hz",
|
|
&data->pd_idle_dis_freq);
|
|
ret |= of_property_read_u32(np, "rockchip,sr-idle-dis-freq-hz",
|
|
&data->sr_idle_dis_freq);
|
|
ret |= of_property_read_u32(np, "rockchip,sr-mc-gate-idle-dis-freq-hz",
|
|
&data->sr_mc_gate_idle_dis_freq);
|
|
ret |= of_property_read_u32(np, "rockchip,srpd-lite-idle-dis-freq-hz",
|
|
&data->srpd_lite_idle_dis_freq);
|
|
ret |= of_property_read_u32(np, "rockchip,standby-idle-dis-freq-hz",
|
|
&data->standby_idle_dis_freq);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int rk3399_dmcfreq_probe(struct platform_device *pdev)
|
|
{
|
|
struct arm_smccc_res res;
|
|
struct device *dev = &pdev->dev;
|
|
struct device_node *np = pdev->dev.of_node, *node;
|
|
struct rk3399_dmcfreq *data;
|
|
int ret;
|
|
struct dev_pm_opp *opp;
|
|
u32 ddr_type;
|
|
u32 val;
|
|
|
|
data = devm_kzalloc(dev, sizeof(struct rk3399_dmcfreq), GFP_KERNEL);
|
|
if (!data)
|
|
return -ENOMEM;
|
|
|
|
mutex_init(&data->lock);
|
|
|
|
data->vdd_center = devm_regulator_get(dev, "center");
|
|
if (IS_ERR(data->vdd_center))
|
|
return dev_err_probe(dev, PTR_ERR(data->vdd_center),
|
|
"Cannot get the regulator \"center\"\n");
|
|
|
|
data->dmc_clk = devm_clk_get(dev, "dmc_clk");
|
|
if (IS_ERR(data->dmc_clk))
|
|
return dev_err_probe(dev, PTR_ERR(data->dmc_clk),
|
|
"Cannot get the clk dmc_clk\n");
|
|
|
|
data->edev = devfreq_event_get_edev_by_phandle(dev, "devfreq-events", 0);
|
|
if (IS_ERR(data->edev))
|
|
return -EPROBE_DEFER;
|
|
|
|
ret = devfreq_event_enable_edev(data->edev);
|
|
if (ret < 0) {
|
|
dev_err(dev, "failed to enable devfreq-event devices\n");
|
|
return ret;
|
|
}
|
|
|
|
rk3399_dmcfreq_of_props(data, np);
|
|
|
|
node = of_parse_phandle(np, "rockchip,pmu", 0);
|
|
if (!node)
|
|
goto no_pmu;
|
|
|
|
data->regmap_pmu = syscon_node_to_regmap(node);
|
|
of_node_put(node);
|
|
if (IS_ERR(data->regmap_pmu)) {
|
|
ret = PTR_ERR(data->regmap_pmu);
|
|
goto err_edev;
|
|
}
|
|
|
|
regmap_read(data->regmap_pmu, RK3399_PMUGRF_OS_REG2, &val);
|
|
ddr_type = (val >> RK3399_PMUGRF_DDRTYPE_SHIFT) &
|
|
RK3399_PMUGRF_DDRTYPE_MASK;
|
|
|
|
switch (ddr_type) {
|
|
case RK3399_PMUGRF_DDRTYPE_DDR3:
|
|
data->odt_dis_freq = data->ddr3_odt_dis_freq;
|
|
break;
|
|
case RK3399_PMUGRF_DDRTYPE_LPDDR3:
|
|
data->odt_dis_freq = data->lpddr3_odt_dis_freq;
|
|
break;
|
|
case RK3399_PMUGRF_DDRTYPE_LPDDR4:
|
|
data->odt_dis_freq = data->lpddr4_odt_dis_freq;
|
|
break;
|
|
default:
|
|
ret = -EINVAL;
|
|
goto err_edev;
|
|
}
|
|
|
|
no_pmu:
|
|
arm_smccc_smc(ROCKCHIP_SIP_DRAM_FREQ, 0, 0,
|
|
ROCKCHIP_SIP_CONFIG_DRAM_INIT,
|
|
0, 0, 0, 0, &res);
|
|
|
|
/*
|
|
* We add a devfreq driver to our parent since it has a device tree node
|
|
* with operating points.
|
|
*/
|
|
if (dev_pm_opp_of_add_table(dev)) {
|
|
dev_err(dev, "Invalid operating-points in device tree.\n");
|
|
ret = -EINVAL;
|
|
goto err_edev;
|
|
}
|
|
|
|
data->ondemand_data.upthreshold = 25;
|
|
data->ondemand_data.downdifferential = 15;
|
|
|
|
data->rate = clk_get_rate(data->dmc_clk);
|
|
|
|
opp = devfreq_recommended_opp(dev, &data->rate, 0);
|
|
if (IS_ERR(opp)) {
|
|
ret = PTR_ERR(opp);
|
|
goto err_free_opp;
|
|
}
|
|
|
|
data->rate = dev_pm_opp_get_freq(opp);
|
|
data->volt = dev_pm_opp_get_voltage(opp);
|
|
dev_pm_opp_put(opp);
|
|
|
|
rk3399_devfreq_dmc_profile.initial_freq = data->rate;
|
|
|
|
data->devfreq = devm_devfreq_add_device(dev,
|
|
&rk3399_devfreq_dmc_profile,
|
|
DEVFREQ_GOV_SIMPLE_ONDEMAND,
|
|
&data->ondemand_data);
|
|
if (IS_ERR(data->devfreq)) {
|
|
ret = PTR_ERR(data->devfreq);
|
|
goto err_free_opp;
|
|
}
|
|
|
|
devm_devfreq_register_opp_notifier(dev, data->devfreq);
|
|
|
|
data->dev = dev;
|
|
platform_set_drvdata(pdev, data);
|
|
|
|
return 0;
|
|
|
|
err_free_opp:
|
|
dev_pm_opp_of_remove_table(&pdev->dev);
|
|
err_edev:
|
|
devfreq_event_disable_edev(data->edev);
|
|
|
|
return ret;
|
|
}
|
|
|
|
static int rk3399_dmcfreq_remove(struct platform_device *pdev)
|
|
{
|
|
struct rk3399_dmcfreq *dmcfreq = dev_get_drvdata(&pdev->dev);
|
|
|
|
devfreq_event_disable_edev(dmcfreq->edev);
|
|
|
|
/*
|
|
* Before remove the opp table we need to unregister the opp notifier.
|
|
*/
|
|
devm_devfreq_unregister_opp_notifier(dmcfreq->dev, dmcfreq->devfreq);
|
|
dev_pm_opp_of_remove_table(dmcfreq->dev);
|
|
|
|
return 0;
|
|
}
|
|
|
|
static const struct of_device_id rk3399dmc_devfreq_of_match[] = {
|
|
{ .compatible = "rockchip,rk3399-dmc" },
|
|
{ },
|
|
};
|
|
MODULE_DEVICE_TABLE(of, rk3399dmc_devfreq_of_match);
|
|
|
|
static struct platform_driver rk3399_dmcfreq_driver = {
|
|
.probe = rk3399_dmcfreq_probe,
|
|
.remove = rk3399_dmcfreq_remove,
|
|
.driver = {
|
|
.name = "rk3399-dmc-freq",
|
|
.pm = &rk3399_dmcfreq_pm,
|
|
.of_match_table = rk3399dmc_devfreq_of_match,
|
|
},
|
|
};
|
|
module_platform_driver(rk3399_dmcfreq_driver);
|
|
|
|
MODULE_LICENSE("GPL v2");
|
|
MODULE_AUTHOR("Lin Huang <hl@rock-chips.com>");
|
|
MODULE_DESCRIPTION("RK3399 dmcfreq driver with devfreq framework");
|