| .. |
|
da8xx-cfgchip.c
|
clk: davinci: cfgchip: use PTR_ERR_OR_ZERO in da8xx_cfgchip_register_div4p5
|
2019-04-11 11:45:02 -07:00 |
|
Makefile
|
clk: davinci: New driver for TI DA8XX CFGCHIP clocks
|
2018-03-20 10:16:26 -07:00 |
|
pll-da830.c
|
clk: davinci: pll: allow dev == NULL
|
2018-05-30 12:48:35 -07:00 |
|
pll-da850.c
|
clk: davinci: da850-pll: change PLL0 to CLK_OF_DECLARE
|
2018-05-30 12:48:39 -07:00 |
|
pll-dm355.c
|
clk: davinci: pll: allow dev == NULL
|
2018-05-30 12:48:35 -07:00 |
|
pll-dm365.c
|
clk: davinci: pll: allow dev == NULL
|
2018-05-30 12:48:35 -07:00 |
|
pll-dm644x.c
|
clk: davinci: pll: allow dev == NULL
|
2018-05-30 12:48:35 -07:00 |
|
pll-dm646x.c
|
clk: davinci: pll: allow dev == NULL
|
2018-05-30 12:48:35 -07:00 |
|
pll.c
|
Merge branches 'clk-davinci-psc-da830', 'clk-renesas', 'clk-at91-recalc', 'clk-davinci' and 'clk-meson' into clk-next
|
2018-06-04 12:37:41 -07:00 |
|
pll.h
|
clk: davinci: Fix link errors when not all SoCs are enabled
|
2018-05-30 12:48:49 -07:00 |
|
psc-da830.c
|
clk: davinci: psc-da830: add a lookup entry for aemif clock
|
2018-07-06 12:34:54 -05:00 |
|
psc-da850.c
|
clk: davinci: psc-da850: remove the 'davinci_nand.0" lookup
|
2018-07-06 12:33:57 -05:00 |
|
psc-dm355.c
|
clk: davinci: psc: allow for dev == NULL
|
2018-05-30 12:48:44 -07:00 |
|
psc-dm365.c
|
clk: davinci: psc-dm365: use two lookup entries for the aemif clock
|
2018-07-06 12:34:54 -05:00 |
|
psc-dm644x.c
|
clk: davinci: psc-dm644x: use two lookup entries for the aemif clock
|
2018-07-06 12:34:54 -05:00 |
|
psc-dm646x.c
|
clk: davinci: psc-dm646x: use two lookup entries for the aemif clock
|
2018-07-06 12:34:54 -05:00 |
|
psc.c
|
clk: davinci: kill davinci_clk_reset_assert/deassert()
|
2018-10-02 08:54:14 -07:00 |
|
psc.h
|
clk: davinci: fix a typo (which leads to build failures)
|
2018-06-25 18:09:57 -05:00 |
33c70c1399