mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-29 12:19:39 +00:00
f629acc6f2
According to chapter 6 of DesignWare Cores Ethernet PCS (version 3.20a) and custom design manual, add a configuration flow for switching interface mode. If the interface changes, the following setting is required: 1. wait VR_XS_PCS_DIG_STS bit(4, 2) [PSEQ_STATE] = 100b (Power-Good) 2. write SR_XS_PCS_CTRL2 to select various PCS type 3. write SR_PMA_CTRL1 and/or SR_XS_PCS_CTRL1 for link speed 4. program PMA registers 5. write VR_XS_PCS_DIG_CTRL1 bit(15) [VR_RST] = 1b (Vendor-Specific Soft Reset) 6. wait for VR_XS_PCS_DIG_CTRL1 bit(15) [VR_RST] to get cleared Only 10GBASE-R/SGMII/1000BASE-X modes are planned for the current Wangxun devices. And there is a quirk for Wangxun devices to switch mode although the interface in phylink state has not changed, since PCS will change to default 10GBASE-R when the ethernet driver(txgbe) do LAN reset. Signed-off-by: Jiawen Wu <jiawenwu@trustnetic.com> Signed-off-by: David S. Miller <davem@davemloft.net>
51 lines
1.4 KiB
C
51 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2020 Synopsys, Inc. and/or its affiliates.
|
|
* Synopsys DesignWare XPCS helpers
|
|
*/
|
|
|
|
#ifndef __LINUX_PCS_XPCS_H
|
|
#define __LINUX_PCS_XPCS_H
|
|
|
|
#include <linux/phy.h>
|
|
#include <linux/phylink.h>
|
|
|
|
#define NXP_SJA1105_XPCS_ID 0x00000010
|
|
#define NXP_SJA1110_XPCS_ID 0x00000020
|
|
|
|
/* AN mode */
|
|
#define DW_AN_C73 1
|
|
#define DW_AN_C37_SGMII 2
|
|
#define DW_2500BASEX 3
|
|
#define DW_AN_C37_1000BASEX 4
|
|
#define DW_10GBASER 5
|
|
|
|
/* device vendor OUI */
|
|
#define DW_OUI_WX 0x0018fc80
|
|
|
|
/* dev_flag */
|
|
#define DW_DEV_TXGBE BIT(0)
|
|
|
|
struct xpcs_id;
|
|
|
|
struct dw_xpcs {
|
|
struct mdio_device *mdiodev;
|
|
const struct xpcs_id *id;
|
|
struct phylink_pcs pcs;
|
|
phy_interface_t interface;
|
|
int dev_flag;
|
|
};
|
|
|
|
int xpcs_get_an_mode(struct dw_xpcs *xpcs, phy_interface_t interface);
|
|
void xpcs_link_up(struct phylink_pcs *pcs, unsigned int neg_mode,
|
|
phy_interface_t interface, int speed, int duplex);
|
|
int xpcs_do_config(struct dw_xpcs *xpcs, phy_interface_t interface,
|
|
const unsigned long *advertising, unsigned int neg_mode);
|
|
void xpcs_get_interfaces(struct dw_xpcs *xpcs, unsigned long *interfaces);
|
|
int xpcs_config_eee(struct dw_xpcs *xpcs, int mult_fact_100ns,
|
|
int enable);
|
|
struct dw_xpcs *xpcs_create_mdiodev(struct mii_bus *bus, int addr,
|
|
phy_interface_t interface);
|
|
void xpcs_destroy(struct dw_xpcs *xpcs);
|
|
|
|
#endif /* __LINUX_PCS_XPCS_H */
|