mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-29 20:30:35 +00:00
04ba665248
The *_SSHUB regulators are actually alternate configuration interfaces for their non *_SSHUB counterparts. They are not separate regulator outputs. These registers are intended for the companion processor to use to configure the power rails while the main processor is sleeping. They are not intended for the main operating system to use. Since they are not real outputs they shouldn't be modeled separately. Remove them. Luckily no device tree actually uses them. Signed-off-by: Chen-Yu Tsai <wenst@chromium.org> Reviewed-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Reviewed-by: Matthias Brugger <matthias.bgg@gmail.com> Link: https://lore.kernel.org/r/20230609083009.2822259-5-wenst@chromium.org Signed-off-by: Mark Brown <broonie@kernel.org>
95 lines
1.7 KiB
C
95 lines
1.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (c) 2019 MediaTek Inc.
|
|
*/
|
|
|
|
#ifndef __LINUX_REGULATOR_MT6358_H
|
|
#define __LINUX_REGULATOR_MT6358_H
|
|
|
|
enum {
|
|
MT6358_ID_VDRAM1 = 0,
|
|
MT6358_ID_VCORE,
|
|
MT6358_ID_VPA,
|
|
MT6358_ID_VPROC11,
|
|
MT6358_ID_VPROC12,
|
|
MT6358_ID_VGPU,
|
|
MT6358_ID_VS2,
|
|
MT6358_ID_VMODEM,
|
|
MT6358_ID_VS1,
|
|
MT6358_ID_VDRAM2 = 9,
|
|
MT6358_ID_VSIM1,
|
|
MT6358_ID_VIBR,
|
|
MT6358_ID_VRF12,
|
|
MT6358_ID_VIO18,
|
|
MT6358_ID_VUSB,
|
|
MT6358_ID_VCAMIO,
|
|
MT6358_ID_VCAMD,
|
|
MT6358_ID_VCN18,
|
|
MT6358_ID_VFE28,
|
|
MT6358_ID_VSRAM_PROC11,
|
|
MT6358_ID_VCN28,
|
|
MT6358_ID_VSRAM_OTHERS,
|
|
MT6358_ID_VSRAM_GPU,
|
|
MT6358_ID_VXO22,
|
|
MT6358_ID_VEFUSE,
|
|
MT6358_ID_VAUX18,
|
|
MT6358_ID_VMCH,
|
|
MT6358_ID_VBIF28,
|
|
MT6358_ID_VSRAM_PROC12,
|
|
MT6358_ID_VCAMA1,
|
|
MT6358_ID_VEMC,
|
|
MT6358_ID_VIO28,
|
|
MT6358_ID_VA12,
|
|
MT6358_ID_VRF18,
|
|
MT6358_ID_VCN33,
|
|
MT6358_ID_VCAMA2,
|
|
MT6358_ID_VMC,
|
|
MT6358_ID_VLDO28,
|
|
MT6358_ID_VAUD28,
|
|
MT6358_ID_VSIM2,
|
|
MT6358_ID_RG_MAX,
|
|
};
|
|
|
|
enum {
|
|
MT6366_ID_VDRAM1 = 0,
|
|
MT6366_ID_VCORE,
|
|
MT6366_ID_VPA,
|
|
MT6366_ID_VPROC11,
|
|
MT6366_ID_VPROC12,
|
|
MT6366_ID_VGPU,
|
|
MT6366_ID_VS2,
|
|
MT6366_ID_VMODEM,
|
|
MT6366_ID_VS1,
|
|
MT6366_ID_VDRAM2,
|
|
MT6366_ID_VSIM1,
|
|
MT6366_ID_VIBR,
|
|
MT6366_ID_VRF12,
|
|
MT6366_ID_VIO18,
|
|
MT6366_ID_VUSB,
|
|
MT6366_ID_VCN18,
|
|
MT6366_ID_VFE28,
|
|
MT6366_ID_VSRAM_PROC11,
|
|
MT6366_ID_VCN28,
|
|
MT6366_ID_VSRAM_OTHERS,
|
|
MT6366_ID_VSRAM_GPU,
|
|
MT6366_ID_VXO22,
|
|
MT6366_ID_VEFUSE,
|
|
MT6366_ID_VAUX18,
|
|
MT6366_ID_VMCH,
|
|
MT6366_ID_VBIF28,
|
|
MT6366_ID_VSRAM_PROC12,
|
|
MT6366_ID_VEMC,
|
|
MT6366_ID_VIO28,
|
|
MT6366_ID_VA12,
|
|
MT6366_ID_VRF18,
|
|
MT6366_ID_VCN33,
|
|
MT6366_ID_VMC,
|
|
MT6366_ID_VAUD28,
|
|
MT6366_ID_VSIM2,
|
|
MT6366_ID_RG_MAX,
|
|
};
|
|
|
|
#define MT6358_MAX_REGULATOR MT6358_ID_RG_MAX
|
|
#define MT6366_MAX_REGULATOR MT6366_ID_RG_MAX
|
|
|
|
#endif /* __LINUX_REGULATOR_MT6358_H */
|