mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-11-01 17:08:10 +00:00
5856d8bd30
Rationale:
Reduces attack surface on kernel devs opening the links for MITM
as HTTPS traffic is much harder to manipulate.
Deterministic algorithm:
For each file:
If not .svg:
For each line:
If doesn't contain `\bxmlns\b`:
For each link, `\bhttp://[^# \t\r\n]*(?:\w|/)`:
If neither `\bgnu\.org/license`, nor `\bmozilla\.org/MPL\b`:
If both the HTTP and HTTPS versions
return 200 OK and serve the same content:
Replace HTTP with HTTPS.
Signed-off-by: Alexander A. Klimov <grandmaster@al2klimov.de>
Acked-by: Rob Herring <robh@kernel.org>
Link: https://lore.kernel.org/r/20200719153822.59788-1-grandmaster@al2klimov.de
Signed-off-by: Mark Brown <broonie@kernel.org>
113 lines
3.7 KiB
C
113 lines
3.7 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
/*
|
|
* tas5720.h - ALSA SoC Texas Instruments TAS5720 Mono Audio Amplifier
|
|
*
|
|
* Copyright (C)2015-2016 Texas Instruments Incorporated - https://www.ti.com
|
|
*
|
|
* Author: Andreas Dannenberg <dannenberg@ti.com>
|
|
*/
|
|
|
|
#ifndef __TAS5720_H__
|
|
#define __TAS5720_H__
|
|
|
|
/* Register Address Map */
|
|
#define TAS5720_DEVICE_ID_REG 0x00
|
|
#define TAS5720_POWER_CTRL_REG 0x01
|
|
#define TAS5720_DIGITAL_CTRL1_REG 0x02
|
|
#define TAS5720_DIGITAL_CTRL2_REG 0x03
|
|
#define TAS5720_VOLUME_CTRL_REG 0x04
|
|
#define TAS5720_ANALOG_CTRL_REG 0x06
|
|
#define TAS5720_FAULT_REG 0x08
|
|
#define TAS5720_DIGITAL_CLIP2_REG 0x10
|
|
#define TAS5720_DIGITAL_CLIP1_REG 0x11
|
|
#define TAS5720_MAX_REG TAS5720_DIGITAL_CLIP1_REG
|
|
|
|
/* Additional TAS5722-specific Registers */
|
|
#define TAS5722_DIGITAL_CTRL2_REG 0x13
|
|
#define TAS5722_ANALOG_CTRL2_REG 0x14
|
|
#define TAS5722_MAX_REG TAS5722_ANALOG_CTRL2_REG
|
|
|
|
/* TAS5720_DEVICE_ID_REG */
|
|
#define TAS5720_DEVICE_ID 0x01
|
|
#define TAS5722_DEVICE_ID 0x12
|
|
|
|
/* TAS5720_POWER_CTRL_REG */
|
|
#define TAS5720_DIG_CLIP_MASK GENMASK(7, 2)
|
|
#define TAS5720_SLEEP BIT(1)
|
|
#define TAS5720_SDZ BIT(0)
|
|
|
|
/* TAS5720_DIGITAL_CTRL1_REG */
|
|
#define TAS5720_HPF_BYPASS BIT(7)
|
|
#define TAS5720_TDM_CFG_SRC BIT(6)
|
|
#define TAS5720_SSZ_DS BIT(3)
|
|
#define TAS5720_SAIF_RIGHTJ_24BIT (0x0)
|
|
#define TAS5720_SAIF_RIGHTJ_20BIT (0x1)
|
|
#define TAS5720_SAIF_RIGHTJ_18BIT (0x2)
|
|
#define TAS5720_SAIF_RIGHTJ_16BIT (0x3)
|
|
#define TAS5720_SAIF_I2S (0x4)
|
|
#define TAS5720_SAIF_LEFTJ (0x5)
|
|
#define TAS5720_SAIF_FORMAT_MASK GENMASK(2, 0)
|
|
|
|
/* TAS5720_DIGITAL_CTRL2_REG */
|
|
#define TAS5722_VOL_RAMP_RATE BIT(6)
|
|
#define TAS5720_MUTE BIT(4)
|
|
#define TAS5720_TDM_SLOT_SEL_MASK GENMASK(2, 0)
|
|
|
|
/* TAS5720_ANALOG_CTRL_REG */
|
|
#define TAS5720_PWM_RATE_6_3_FSYNC (0x0 << 4)
|
|
#define TAS5720_PWM_RATE_8_4_FSYNC (0x1 << 4)
|
|
#define TAS5720_PWM_RATE_10_5_FSYNC (0x2 << 4)
|
|
#define TAS5720_PWM_RATE_12_6_FSYNC (0x3 << 4)
|
|
#define TAS5720_PWM_RATE_14_7_FSYNC (0x4 << 4)
|
|
#define TAS5720_PWM_RATE_16_8_FSYNC (0x5 << 4)
|
|
#define TAS5720_PWM_RATE_20_10_FSYNC (0x6 << 4)
|
|
#define TAS5720_PWM_RATE_24_12_FSYNC (0x7 << 4)
|
|
#define TAS5720_PWM_RATE_MASK GENMASK(6, 4)
|
|
#define TAS5720_ANALOG_GAIN_19_2DBV (0x0 << 2)
|
|
#define TAS5720_ANALOG_GAIN_20_7DBV (0x1 << 2)
|
|
#define TAS5720_ANALOG_GAIN_23_5DBV (0x2 << 2)
|
|
#define TAS5720_ANALOG_GAIN_26_3DBV (0x3 << 2)
|
|
#define TAS5720_ANALOG_GAIN_MASK GENMASK(3, 2)
|
|
#define TAS5720_ANALOG_GAIN_SHIFT (0x2)
|
|
|
|
/* TAS5720_FAULT_REG */
|
|
#define TAS5720_OC_THRESH_100PCT (0x0 << 4)
|
|
#define TAS5720_OC_THRESH_75PCT (0x1 << 4)
|
|
#define TAS5720_OC_THRESH_50PCT (0x2 << 4)
|
|
#define TAS5720_OC_THRESH_25PCT (0x3 << 4)
|
|
#define TAS5720_OC_THRESH_MASK GENMASK(5, 4)
|
|
#define TAS5720_CLKE BIT(3)
|
|
#define TAS5720_OCE BIT(2)
|
|
#define TAS5720_DCE BIT(1)
|
|
#define TAS5720_OTE BIT(0)
|
|
#define TAS5720_FAULT_MASK GENMASK(3, 0)
|
|
|
|
/* TAS5720_DIGITAL_CLIP1_REG */
|
|
#define TAS5720_CLIP1_MASK GENMASK(7, 2)
|
|
#define TAS5720_CLIP1_SHIFT (0x2)
|
|
|
|
/* TAS5722_DIGITAL_CTRL2_REG */
|
|
#define TAS5722_HPF_3_7HZ (0x0 << 5)
|
|
#define TAS5722_HPF_7_4HZ (0x1 << 5)
|
|
#define TAS5722_HPF_14_9HZ (0x2 << 5)
|
|
#define TAS5722_HPF_29_7HZ (0x3 << 5)
|
|
#define TAS5722_HPF_59_4HZ (0x4 << 5)
|
|
#define TAS5722_HPF_118_4HZ (0x5 << 5)
|
|
#define TAS5722_HPF_235_0HZ (0x6 << 5)
|
|
#define TAS5722_HPF_463_2HZ (0x7 << 5)
|
|
#define TAS5722_HPF_MASK GENMASK(7, 5)
|
|
#define TAS5722_AUTO_SLEEP_OFF (0x0 << 3)
|
|
#define TAS5722_AUTO_SLEEP_1024LR (0x1 << 3)
|
|
#define TAS5722_AUTO_SLEEP_65536LR (0x2 << 3)
|
|
#define TAS5722_AUTO_SLEEP_262144LR (0x3 << 3)
|
|
#define TAS5722_AUTO_SLEEP_MASK GENMASK(4, 3)
|
|
#define TAS5722_TDM_SLOT_16B BIT(2)
|
|
#define TAS5722_MCLK_PIN_CFG BIT(1)
|
|
#define TAS5722_VOL_CONTROL_LSB BIT(0)
|
|
|
|
/* TAS5722_ANALOG_CTRL2_REG */
|
|
#define TAS5722_FAULTZ_PU BIT(3)
|
|
#define TAS5722_VREG_LVL BIT(2)
|
|
#define TAS5722_PWR_TUNE BIT(0)
|
|
|
|
#endif /* __TAS5720_H__ */
|