Andi Kleen 39b3a79105 [PATCH] i386/x86-64: Generalize X86_FEATURE_CONSTANT_TSC flag ... Define it for i386 too. This is a synthetic flag that signifies that the CPU's TSC runs at a constant P state invariant frequency. Fix up the logic on x86-64/i386 to set it on all known CPUs. Use the AMD defined bit to set it on future AMD CPUs. Cc: venkatesh.pallipadi@intel.com Signed-off-by: Andi Kleen <ak@suse.de> Signed-off-by: Linus Torvalds <torvalds@osdl.org>		2006-01-11 19:01:12 -08:00
..
cpufreq	[CPUFREQ] Move PMBASE reading away and do it only once at initialization time	2005-12-06 19:27:15 -08:00
mcheck	[PATCH] x86: add MCE resume	2005-11-07 07:53:30 -08:00
mtrr	[PATCH] capable/capability.h (arch/)	2006-01-11 18:42:14 -08:00
amd.c	[PATCH] i386/x86-64: Generalize X86_FEATURE_CONSTANT_TSC flag	2006-01-11 19:01:12 -08:00
centaur.c	Linux-2.6.12-rc2	2005-04-16 15:20:36 -07:00
common.c	[PATCH] tiny: Make x86 doublefault handling optional	2006-01-08 20:14:11 -08:00
cpu.h	Linux-2.6.12-rc2	2005-04-16 15:20:36 -07:00
cyrix.c	[PATCH] Base support for AMD Geode GX/LX processors	2006-01-06 08:33:38 -08:00
intel.c	[PATCH] i386/x86-64: Generalize X86_FEATURE_CONSTANT_TSC flag	2006-01-11 19:01:12 -08:00
intel_cacheinfo.c	[PATCH] x86_64: x86_64/i386 fix Intel cache detection code assumption about threads sharing	2005-11-14 19:55:16 -08:00
Makefile	Linux-2.6.12-rc2	2005-04-16 15:20:36 -07:00
nexgen.c	Linux-2.6.12-rc2	2005-04-16 15:20:36 -07:00
proc.c	[PATCH] i386/x86-64: Generalize X86_FEATURE_CONSTANT_TSC flag	2006-01-11 19:01:12 -08:00
rise.c	Linux-2.6.12-rc2	2005-04-16 15:20:36 -07:00
transmeta.c	[PATCH] transmeta: CONFIG_PROC_FS=n build fix	2005-08-01 21:38:00 -07:00
umc.c	Linux-2.6.12-rc2	2005-04-16 15:20:36 -07:00