mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-27 19:29:37 +00:00
![]() Use kmemdup_user rather than duplicating its implementation This is a little bit restricted to reduce false positives The semantic patch that makes this output is available in scripts/coccinelle/api/memdup_user.cocci. More information about semantic patching is available at http://coccinelle.lip6.fr/ Signed-off-by: Thomas Meyer <thomas@m3y3r.de> Signed-off-by: Greg Kroah-Hartman <gregkh@suse.de> |
||
---|---|---|
.. | ||
ffsdefs.h | ||
ffsport.c | ||
ffsport.h | ||
flash.c | ||
flash.h | ||
Kconfig | ||
lld.c | ||
lld.h | ||
lld_cdma.c | ||
lld_cdma.h | ||
lld_emu.c | ||
lld_emu.h | ||
lld_mtd.c | ||
lld_mtd.h | ||
lld_nand.c | ||
lld_nand.h | ||
Makefile | ||
nand_regs.h | ||
README | ||
spectraswconfig.h |
This is a driver for NAND controller of Intel Moorestown platform. This driver is a standalone linux block device driver, it acts as if it's a normal hard disk. It includes three layer: block layer interface - file ffsport.c Flash Translation Layer (FTL) - file flash.c (implement the NAND flash Translation Layer, includs address mapping, garbage collection, wear-leveling and so on) Low level layer - file lld_nand.c/lld_cdma.c/lld_emu.c (which implements actual controller hardware registers access) This driver can be build as modules or build-in. Dependency: This driver has dependency on IA Firmware of Intel Moorestown platform. It need the IA Firmware to create the block table for the first time. And to validate this driver code without IA Firmware, you can change the macro AUTO_FORMAT_FLASH from 0 to 1 in file spectraswconfig.h. Thus the driver will erase the whole nand flash and create a new block table. TODO: - Enable Command DMA feature support - lower the memory footprint - Remove most of the unnecessary global variables - Change all the upcase variable / functions name to lowercase - Some other misc bugs Please send patches to: Greg Kroah-Hartman <gregkh@suse.de> And Cc to: Gao Yunpeng <yunpeng.gao@intel.com>