mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-01 06:33:07 +00:00
59be90248b
Add state verification for C20 as we have one
for C10.
V2: Use abstractation of HW readout (Gustavo)
Drop MPLLA/B from message for TX and CMN
parameters (Gustavo)
Reviewed-by: Gustavo Sousa <gustavo.sousa@intel.com> (v1,v2)
Signed-off-by: Mika Kahola <mika.kahola@intel.com>
Link: https://patchwork.freedesktop.org/patch/msgid/20231109112148.309669-1-mika.kahola@intel.com
50 lines
1.7 KiB
C
50 lines
1.7 KiB
C
// SPDX-License-Identifier: MIT
|
|
/*
|
|
* Copyright © 2023 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __INTEL_CX0_PHY_H__
|
|
#define __INTEL_CX0_PHY_H__
|
|
|
|
#include <linux/types.h>
|
|
#include <linux/bitfield.h>
|
|
#include <linux/bits.h>
|
|
|
|
enum icl_port_dpll_id;
|
|
enum phy;
|
|
struct drm_i915_private;
|
|
struct intel_atomic_state;
|
|
struct intel_c10pll_state;
|
|
struct intel_c20pll_state;
|
|
struct intel_cx0pll_state;
|
|
struct intel_crtc;
|
|
struct intel_crtc_state;
|
|
struct intel_encoder;
|
|
struct intel_hdmi;
|
|
|
|
bool intel_is_c10phy(struct drm_i915_private *dev_priv, enum phy phy);
|
|
void intel_mtl_pll_enable(struct intel_encoder *encoder,
|
|
const struct intel_crtc_state *crtc_state);
|
|
void intel_mtl_pll_disable(struct intel_encoder *encoder);
|
|
enum icl_port_dpll_id
|
|
intel_mtl_port_pll_type(struct intel_encoder *encoder,
|
|
const struct intel_crtc_state *crtc_state);
|
|
|
|
int intel_cx0pll_calc_state(struct intel_crtc_state *crtc_state, struct intel_encoder *encoder);
|
|
void intel_cx0pll_readout_hw_state(struct intel_encoder *encoder,
|
|
struct intel_cx0pll_state *pll_state);
|
|
int intel_cx0pll_calc_port_clock(struct intel_encoder *encoder,
|
|
const struct intel_cx0pll_state *pll_state);
|
|
|
|
void intel_c10pll_dump_hw_state(struct drm_i915_private *dev_priv,
|
|
const struct intel_c10pll_state *hw_state);
|
|
void intel_cx0pll_state_verify(struct intel_atomic_state *state,
|
|
struct intel_crtc *crtc);
|
|
void intel_c20pll_dump_hw_state(struct drm_i915_private *i915,
|
|
const struct intel_c20pll_state *hw_state);
|
|
void intel_cx0_phy_set_signal_levels(struct intel_encoder *encoder,
|
|
const struct intel_crtc_state *crtc_state);
|
|
int intel_cx0_phy_check_hdmi_link_rate(struct intel_hdmi *hdmi, int clock);
|
|
int intel_mtl_tbt_calc_port_clock(struct intel_encoder *encoder);
|
|
|
|
#endif /* __INTEL_CX0_PHY_H__ */
|