mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-29 23:53:32 +00:00
a8d502fd33
Tegra30+ has some minor differences in registers / bits layout compared to Tegra20. Let's squash Tegra20 driver into the common tegra-mc driver in a preparation for the upcoming MC hot reset controls implementation, avoiding code duplication. Note that this currently doesn't report the value of MC_GART_ERROR_REQ because it is located within the GART register area and cannot be safely accessed from the MC driver (this happens to work only by accident). The proper solution is to integrate the GART driver with the MC driver, much like is done for the Tegra SMMU, but that is an invasive change and will be part of a separate patch series. Signed-off-by: Dmitry Osipenko <digetx@gmail.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
32 lines
1,004 B
Makefile
32 lines
1,004 B
Makefile
# SPDX-License-Identifier: GPL-2.0
|
|
#
|
|
# Makefile for memory devices
|
|
#
|
|
|
|
ifeq ($(CONFIG_DDR),y)
|
|
obj-$(CONFIG_OF) += of_memory.o
|
|
endif
|
|
obj-$(CONFIG_ARM_PL172_MPMC) += pl172.o
|
|
obj-$(CONFIG_ATMEL_SDRAMC) += atmel-sdramc.o
|
|
obj-$(CONFIG_ATMEL_EBI) += atmel-ebi.o
|
|
obj-$(CONFIG_ARCH_BRCMSTB) += brcmstb_dpfe.o
|
|
obj-$(CONFIG_TI_AEMIF) += ti-aemif.o
|
|
obj-$(CONFIG_TI_EMIF) += emif.o
|
|
obj-$(CONFIG_OMAP_GPMC) += omap-gpmc.o
|
|
obj-$(CONFIG_FSL_CORENET_CF) += fsl-corenet-cf.o
|
|
obj-$(CONFIG_FSL_IFC) += fsl_ifc.o
|
|
obj-$(CONFIG_MVEBU_DEVBUS) += mvebu-devbus.o
|
|
obj-$(CONFIG_JZ4780_NEMC) += jz4780-nemc.o
|
|
obj-$(CONFIG_MTK_SMI) += mtk-smi.o
|
|
obj-$(CONFIG_DA8XX_DDRCTL) += da8xx-ddrctl.o
|
|
|
|
obj-$(CONFIG_SAMSUNG_MC) += samsung/
|
|
obj-$(CONFIG_TEGRA_MC) += tegra/
|
|
obj-$(CONFIG_TI_EMIF_SRAM) += ti-emif-sram.o
|
|
ti-emif-sram-objs := ti-emif-pm.o ti-emif-sram-pm.o
|
|
|
|
AFLAGS_ti-emif-sram-pm.o :=-Wa,-march=armv7-a
|
|
|
|
include drivers/memory/Makefile.asm-offsets
|
|
|
|
drivers/memory/ti-emif-sram-pm.o: include/generated/ti-emif-asm-offsets.h
|