mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-05 00:20:32 +00:00
45ed13d9b4
This MII converter can be found on the RZ/N1 processor family. The MII converter ports are declared as subnodes which are then referenced by users of the PCS driver such as the switch. Signed-off-by: Clément Léger <clement.leger@bootlin.com> Reviewed-by: Florian Fainelli <f.fainelli@gmail.com> Reviewed-by: Rob Herring <robh@kernel.org> Reviewed-by: Vladimir Oltean <olteanv@gmail.com> Link: https://lore.kernel.org/r/20220624144001.95518-5-clement.leger@bootlin.com Signed-off-by: Geert Uytterhoeven <geert+renesas@glider.be>
33 lines
843 B
C
33 lines
843 B
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (C) 2022 Schneider-Electric
|
|
*
|
|
* Clément Léger <clement.leger@bootlin.com>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_PCS_RZN1_MIIC
|
|
#define _DT_BINDINGS_PCS_RZN1_MIIC
|
|
|
|
/*
|
|
* Reefer to the datasheet [1] section 8.2.1, Internal Connection of Ethernet
|
|
* Ports to check the available combination
|
|
*
|
|
* [1] REN_r01uh0750ej0140-rzn1-introduction_MAT_20210228.pdf
|
|
*/
|
|
|
|
#define MIIC_GMAC1_PORT 0
|
|
#define MIIC_GMAC2_PORT 1
|
|
#define MIIC_RTOS_PORT 2
|
|
#define MIIC_SERCOS_PORTA 3
|
|
#define MIIC_SERCOS_PORTB 4
|
|
#define MIIC_ETHERCAT_PORTA 5
|
|
#define MIIC_ETHERCAT_PORTB 6
|
|
#define MIIC_ETHERCAT_PORTC 7
|
|
#define MIIC_SWITCH_PORTA 8
|
|
#define MIIC_SWITCH_PORTB 9
|
|
#define MIIC_SWITCH_PORTC 10
|
|
#define MIIC_SWITCH_PORTD 11
|
|
#define MIIC_HSR_PORTA 12
|
|
#define MIIC_HSR_PORTB 13
|
|
|
|
#endif
|