linux-stable/arch/openrisc
Stafford Horne 4553474d97 openrisc: add tick timer multi-core sync logic
In case timers are not in sync when cpus start (i.e. hot plug / offset
resets) we need to synchronize the secondary cpus internal timer with
the main cpu.  This is needed as in OpenRISC SMP there is only one
clocksource registered which reads from the same ttcr register on each
cpu.

This synchronization routine heavily borrows from mips implementation that
does something similar.

Signed-off-by: Stafford Horne <shorne@gmail.com>
2017-11-03 14:01:16 +09:00
..
boot/dts openrisc: add simple_smp dts and defconfig for simulators 2017-11-03 14:01:15 +09:00
configs openrisc: add simple_smp dts and defconfig for simulators 2017-11-03 14:01:15 +09:00
include openrisc: add tick timer multi-core sync logic 2017-11-03 14:01:16 +09:00
kernel openrisc: add tick timer multi-core sync logic 2017-11-03 14:01:16 +09:00
lib openrisc: initial SMP support 2017-11-03 14:01:13 +09:00
mm openrisc: add cacheflush support to fix icache aliasing 2017-11-03 14:01:15 +09:00
Kconfig openrisc: enable LOCKDEP_SUPPORT and irqflags tracing 2017-11-03 14:01:16 +09:00
Makefile openrisc: Makefile: append "-D__linux__" to KBUILD_CFLAGS 2013-11-05 16:14:47 +01:00