mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-09-03 17:40:04 +00:00
e79b76e03b
Currently Monitor Mode Control Registers and Sampling registers are part of extended regs. Patch adds support to include Performance Monitor Counter Registers (PMC1 to PMC6 ) as part of extended registers. PMCs are saved in the perf interrupt handler as part of per-cpu array 'pmcs' in struct cpu_hw_events. While capturing the register values for extended regs, fetch these saved PMC values. Simplified the PERF_REG_PMU_MASK_300/31 definition to include PMU SPRs MMCR0 to PMC6. Exclude the unsupported SPRs (MMCR3, SIER2, SIER3) from extended mask value for CPU_FTR_ARCH_300 in the new definition. PERF_REG_EXTENDED_MAX is used to check if any index beyond the extended registers is requested in the sample. Have one PERF_REG_EXTENDED_MAX for CPU_FTR_ARCH_300/CPU_FTR_ARCH_31 since perf_reg_validate function already checks the extended mask for the presence of any unsupported register. Signed-off-by: Athira Rajeev <atrajeev@linux.vnet.ibm.com> Signed-off-by: Michael Ellerman <mpe@ellerman.id.au> Link: https://lore.kernel.org/r/1612335337-1888-3-git-send-email-atrajeev@linux.vnet.ibm.com
48 lines
1.5 KiB
C
48 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Performance event support - hardware-specific disambiguation
|
|
*
|
|
* For now this is a compile-time decision, but eventually it should be
|
|
* runtime. This would allow multiplatform perf event support for e300 (fsl
|
|
* embedded perf counters) plus server/classic, and would accommodate
|
|
* devices other than the core which provide their own performance counters.
|
|
*
|
|
* Copyright 2010 Freescale Semiconductor, Inc.
|
|
*/
|
|
|
|
#ifdef CONFIG_PPC_PERF_CTRS
|
|
#include <asm/perf_event_server.h>
|
|
#else
|
|
static inline bool is_sier_available(void) { return false; }
|
|
static inline unsigned long get_pmcs_ext_regs(int idx) { return 0; }
|
|
#endif
|
|
|
|
#ifdef CONFIG_FSL_EMB_PERF_EVENT
|
|
#include <asm/perf_event_fsl_emb.h>
|
|
#endif
|
|
|
|
#ifdef CONFIG_PERF_EVENTS
|
|
#include <asm/ptrace.h>
|
|
#include <asm/reg.h>
|
|
|
|
#define perf_arch_bpf_user_pt_regs(regs) ®s->user_regs
|
|
|
|
/*
|
|
* Overload regs->result to specify whether we should use the MSR (result
|
|
* is zero) or the SIAR (result is non zero).
|
|
*/
|
|
#define perf_arch_fetch_caller_regs(regs, __ip) \
|
|
do { \
|
|
(regs)->result = 0; \
|
|
(regs)->nip = __ip; \
|
|
(regs)->gpr[1] = current_stack_frame(); \
|
|
asm volatile("mfmsr %0" : "=r" ((regs)->msr)); \
|
|
} while (0)
|
|
|
|
/* To support perf_regs sier update */
|
|
extern bool is_sier_available(void);
|
|
extern unsigned long get_pmcs_ext_regs(int idx);
|
|
/* To define perf extended regs mask value */
|
|
extern u64 PERF_REG_EXTENDED_MASK;
|
|
#define PERF_REG_EXTENDED_MASK PERF_REG_EXTENDED_MASK
|
|
#endif
|