mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-10-31 16:38:12 +00:00
ba6014a4e4
Add, via the adreno-smmu-priv interface, a way for the GPU to request the SMMU to stall translation on faults, and then later resume the translation, either retrying or terminating the current translation. This will be used on the GPU side to "freeze" the GPU while we snapshot useful state for devcoredump. Signed-off-by: Rob Clark <robdclark@chromium.org> Acked-by: Jordan Crouse <jordan@cosmicpenguin.net> Reviewed-by: Bjorn Andersson <bjorn.andersson@linaro.org> Link: https://lore.kernel.org/r/20210610214431.539029-5-robdclark@gmail.com Signed-off-by: Rob Clark <robdclark@chromium.org>
72 lines
2.7 KiB
C
72 lines
2.7 KiB
C
// SPDX-License-Identifier: GPL-2.0-only
|
|
/*
|
|
* Copyright (C) 2020 Google, Inc
|
|
*/
|
|
|
|
#ifndef __ADRENO_SMMU_PRIV_H
|
|
#define __ADRENO_SMMU_PRIV_H
|
|
|
|
#include <linux/io-pgtable.h>
|
|
|
|
/**
|
|
* struct adreno_smmu_fault_info - container for key fault information
|
|
*
|
|
* @far: The faulting IOVA from ARM_SMMU_CB_FAR
|
|
* @ttbr0: The current TTBR0 pagetable from ARM_SMMU_CB_TTBR0
|
|
* @contextidr: The value of ARM_SMMU_CB_CONTEXTIDR
|
|
* @fsr: The fault status from ARM_SMMU_CB_FSR
|
|
* @fsynr0: The value of FSYNR0 from ARM_SMMU_CB_FSYNR0
|
|
* @fsynr1: The value of FSYNR1 from ARM_SMMU_CB_FSYNR0
|
|
* @cbfrsynra: The value of CBFRSYNRA from ARM_SMMU_GR1_CBFRSYNRA(idx)
|
|
*
|
|
* This struct passes back key page fault information to the GPU driver
|
|
* through the get_fault_info function pointer.
|
|
* The GPU driver can use this information to print informative
|
|
* log messages and provide deeper GPU specific insight into the fault.
|
|
*/
|
|
struct adreno_smmu_fault_info {
|
|
u64 far;
|
|
u64 ttbr0;
|
|
u32 contextidr;
|
|
u32 fsr;
|
|
u32 fsynr0;
|
|
u32 fsynr1;
|
|
u32 cbfrsynra;
|
|
};
|
|
|
|
/**
|
|
* struct adreno_smmu_priv - private interface between adreno-smmu and GPU
|
|
*
|
|
* @cookie: An opque token provided by adreno-smmu and passed
|
|
* back into the callbacks
|
|
* @get_ttbr1_cfg: Get the TTBR1 config for the GPUs context-bank
|
|
* @set_ttbr0_cfg: Set the TTBR0 config for the GPUs context bank. A
|
|
* NULL config disables TTBR0 translation, otherwise
|
|
* TTBR0 translation is enabled with the specified cfg
|
|
* @get_fault_info: Called by the GPU fault handler to get information about
|
|
* the fault
|
|
* @set_stall: Configure whether stall on fault (CFCFG) is enabled. Call
|
|
* before set_ttbr0_cfg(). If stalling on fault is enabled,
|
|
* the GPU driver must call resume_translation()
|
|
* @resume_translation: Resume translation after a fault
|
|
*
|
|
*
|
|
* The GPU driver (drm/msm) and adreno-smmu work together for controlling
|
|
* the GPU's SMMU instance. This is by necessity, as the GPU is directly
|
|
* updating the SMMU for context switches, while on the other hand we do
|
|
* not want to duplicate all of the initial setup logic from arm-smmu.
|
|
*
|
|
* This private interface is used for the two drivers to coordinate. The
|
|
* cookie and callback functions are populated when the GPU driver attaches
|
|
* it's domain.
|
|
*/
|
|
struct adreno_smmu_priv {
|
|
const void *cookie;
|
|
const struct io_pgtable_cfg *(*get_ttbr1_cfg)(const void *cookie);
|
|
int (*set_ttbr0_cfg)(const void *cookie, const struct io_pgtable_cfg *cfg);
|
|
void (*get_fault_info)(const void *cookie, struct adreno_smmu_fault_info *info);
|
|
void (*set_stall)(const void *cookie, bool enabled);
|
|
void (*resume_translation)(const void *cookie, bool terminate);
|
|
};
|
|
|
|
#endif /* __ADRENO_SMMU_PRIV_H */
|