mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-21 08:19:28 +00:00
![Linus Torvalds](/assets/img/avatar_default.png)
Core changes: - Make a lot of pin controllers with GPIO and irqchips immutable, i.e. not living structs, but const structs. This is driving a changed initiated by the irqchip maintainers. New drivers: - New driver for the NXP S32 SoC pin controller - As part of a thorough cleanup and restructuring of the Ralink/Mediatek drivers, the Ralink MIPS pin control drivers were folded into the Mediatek directory and the family is renamed "mtmips". The Ralink chips live on as Mediatek MIPS family where new variants can be added. As part of this work also the device tree bindings were reworked. - New subdriver for the Qualcomm SM7150 SoC. - New subdriver for the Qualcomm IPQ9574 SoC. - New driver for the nVidia BlueField-3 SoC. - Support for the Qualcomm PMM8654AU mixed signal circuit GPIO. - Support for the Qualcomm PMI632 mixed signal circuit GPIO. Improvements: - Add some missing pins and generic cleanups on the Renesas r8a779g0 and r8a779g0 pin controllers. Generic Renesas extension for power source selection on several SoCs. - Misc cleanups for the Atmel AT91 and AT91-PIO4 pin controllers - Make the GPIO mode work on the Qualcomm SM8550-lpass-lpi driver. - Several device tree binding cleanups as the binding YAML syntax is solidifying. -----BEGIN PGP SIGNATURE----- iQIzBAABCgAdFiEElDRnuGcz/wPCXQWMQRCzN7AZXXMFAmRRcHsACgkQQRCzN7AZ XXO8Gw/9FKVlbqYlZ8X4hi2dpNyl8Xpu+sdxHtHaBGXJqhOIzmM3N8ihx3+NPFui lObzZ8/4CG9nt5zmKAMpPZRp4iYLRLDzaDEq8K9cVAOZz/C3UUsfXSThuvWEIrCd 1FF7qdS5r1C/R+ImJElqx9FpjShv51MzETgR24a/ycDfneB9ZQNLGK9/Om7tOUhC OdS45XFnfwLall117ELckgVDh5fCk/UTjHI1u2Uq93f2Pdy1ZmePTqoLqXSA40uJ rnRRueclvI/iyYZq4b/mOSwArYSd9l4wsTkba2arnlqWeJawZXXojgdp0DN3t3F/ oyJztIQPQ+jeIVXQxaXkxWx9FnLUo/xDJW7qD3l/OlCGClfPC+q6ssnwVnYwyIQb qBYpKyP/K4UM+wVfYps6ZMyva3RN2H1/pZc/2m8IMjSz3QEOnmvkbJcL7zhgdl9m qD/NM2gTat+7VrymENXPCDnDu2xEhUcgWnheAWTD9yc8gHQj2b6w7cJnMTZ6ep/i 3ev9A2Fo+F8t7Y8clGiL2EjNZ16xNcOgCjT9L3rRGTPin1DaKF61GPxy041yblS6 Fr5Aq5dnUWl5855mUeZrlHrR+ukA8I3bbHvhHzwMRO6xZjOsDBykOv63FaZNemOQ BEzIlbXm49QmESsr/nPuYx2qHj2ckWWoz2BtMRV2/KgbhqKighs= =mMr0 -----END PGP SIGNATURE----- Merge tag 'pinctrl-v6.4-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl Pull pin control updates from Linus Walleij: "Mostly drivers! Nothing special: some new Qualcomm chips as usual, and the new NXP S32 and nVidia BlueField-3. Core changes: - Make a lot of pin controllers with GPIO and irqchips immutable, i.e. not living structs, but const structs. This is driving a changed initiated by the irqchip maintainers. New drivers: - New driver for the NXP S32 SoC pin controller - As part of a thorough cleanup and restructuring of the Ralink/Mediatek drivers, the Ralink MIPS pin control drivers were folded into the Mediatek directory and the family is renamed "mtmips". The Ralink chips live on as Mediatek MIPS family where new variants can be added. As part of this work also the device tree bindings were reworked. - New subdriver for the Qualcomm SM7150 SoC. - New subdriver for the Qualcomm IPQ9574 SoC. - New driver for the nVidia BlueField-3 SoC. - Support for the Qualcomm PMM8654AU mixed signal circuit GPIO. - Support for the Qualcomm PMI632 mixed signal circuit GPIO. Improvements: - Add some missing pins and generic cleanups on the Renesas r8a779g0 and r8a779g0 pin controllers. Generic Renesas extension for power source selection on several SoCs. - Misc cleanups for the Atmel AT91 and AT91-PIO4 pin controllers - Make the GPIO mode work on the Qualcomm SM8550-lpass-lpi driver. - Several device tree binding cleanups as the binding YAML syntax is solidifying" * tag 'pinctrl-v6.4-1' of git://git.kernel.org/pub/scm/linux/kernel/git/linusw/linux-pinctrl: (153 commits) pinctrl-bcm2835.c: fix race condition when setting gpio dir dt-bindings: pinctrl: qcom,sm8150: Drop duplicate function value "atest_usb2" dt-bindings: pinctrl: qcom: Add few missing functions pinctrl: qcom: spmi-gpio: Add PMI632 support dt-bindings: pinctrl: qcom,pmic-gpio: add PMI632 pinctrl: wpcm450: select MFD_SYSCON pinctrl: qcom ssbi-gpio: Convert to immutable irq_chip pinctrl: qcom ssbi-mpp: Convert to immutable irq_chip pinctrl: qcom spmi-mpp: Convert to immutable irq_chip pinctrl: plgpio: Convert to immutable irq_chip pinctrl: pistachio: Convert to immutable irq_chip pinctrl: pic32: Convert to immutable irq_chip pinctrl: sx150x: Convert to immutable irq_chip pinctrl: stmfx: Convert to immutable irq_chip pinctrl: st: Convert to immutable irq_chip pinctrl: mcp23s08: Convert to immutable irq_chip pinctrl: equilibrium: Convert to immutable irq_chip pinctrl: npcm7xx: Convert to immutable irq_chip pinctrl: armada-37xx: Convert to immutable irq_chip pinctrl: nsp: Convert to immutable irq_chip ...
266 lines
6 KiB
Text
266 lines
6 KiB
Text
# SPDX-License-Identifier: GPL-2.0-only
|
|
menu "MediaTek pinctrl drivers"
|
|
depends on ARCH_MEDIATEK || RALINK || COMPILE_TEST
|
|
|
|
config EINT_MTK
|
|
tristate "MediaTek External Interrupt Support"
|
|
depends on PINCTRL_MTK || PINCTRL_MTK_MOORE || PINCTRL_MTK_PARIS || COMPILE_TEST
|
|
select GPIOLIB
|
|
select IRQ_DOMAIN
|
|
default y if PINCTRL_MTK || PINCTRL_MTK_MOORE
|
|
default PINCTRL_MTK_PARIS
|
|
|
|
config PINCTRL_MTK
|
|
bool
|
|
depends on OF
|
|
select PINMUX
|
|
select GENERIC_PINCONF
|
|
select GPIOLIB
|
|
select EINT_MTK
|
|
|
|
config PINCTRL_MTK_V2
|
|
tristate
|
|
|
|
config PINCTRL_MTK_MTMIPS
|
|
bool
|
|
depends on RALINK
|
|
select PINMUX
|
|
select GENERIC_PINCONF
|
|
|
|
config PINCTRL_MTK_MOORE
|
|
bool
|
|
depends on OF
|
|
select GENERIC_PINCONF
|
|
select GENERIC_PINCTRL_GROUPS
|
|
select GENERIC_PINMUX_FUNCTIONS
|
|
select GPIOLIB
|
|
select EINT_MTK
|
|
select PINCTRL_MTK_V2
|
|
|
|
config PINCTRL_MTK_PARIS
|
|
tristate
|
|
depends on OF
|
|
select PINMUX
|
|
select GENERIC_PINCONF
|
|
select GPIOLIB
|
|
select EINT_MTK
|
|
select PINCTRL_MTK_V2
|
|
|
|
# For MIPS SoCs
|
|
config PINCTRL_MT7620
|
|
bool "MediaTek MT7620 pin control"
|
|
depends on SOC_MT7620 || COMPILE_TEST
|
|
depends on RALINK
|
|
default SOC_MT7620
|
|
select PINCTRL_MTK_MTMIPS
|
|
|
|
config PINCTRL_MT7621
|
|
bool "MediaTek MT7621 pin control"
|
|
depends on SOC_MT7621 || COMPILE_TEST
|
|
depends on RALINK
|
|
default SOC_MT7621
|
|
select PINCTRL_MTK_MTMIPS
|
|
|
|
config PINCTRL_MT76X8
|
|
bool "MediaTek MT76X8 pin control"
|
|
depends on SOC_MT7620 || COMPILE_TEST
|
|
depends on RALINK
|
|
default SOC_MT7620
|
|
select PINCTRL_MTK_MTMIPS
|
|
|
|
config PINCTRL_RT2880
|
|
bool "Ralink RT2880 pin control"
|
|
depends on SOC_RT288X || COMPILE_TEST
|
|
depends on RALINK
|
|
default SOC_RT288X
|
|
select PINCTRL_MTK_MTMIPS
|
|
|
|
config PINCTRL_RT305X
|
|
bool "Ralink RT305X pin control"
|
|
depends on SOC_RT305X || COMPILE_TEST
|
|
depends on RALINK
|
|
default SOC_RT305X
|
|
select PINCTRL_MTK_MTMIPS
|
|
|
|
config PINCTRL_RT3883
|
|
bool "Ralink RT3883 pin control"
|
|
depends on SOC_RT3883 || COMPILE_TEST
|
|
depends on RALINK
|
|
default SOC_RT3883
|
|
select PINCTRL_MTK_MTMIPS
|
|
|
|
# For ARMv7 SoCs
|
|
config PINCTRL_MT2701
|
|
bool "MediaTek MT2701 pin control"
|
|
depends on MACH_MT7623 || MACH_MT2701 || COMPILE_TEST
|
|
depends on OF
|
|
default MACH_MT2701
|
|
select PINCTRL_MTK
|
|
|
|
config PINCTRL_MT7623
|
|
bool "MediaTek MT7623 pin control with generic binding"
|
|
depends on MACH_MT7623 || COMPILE_TEST
|
|
depends on OF
|
|
default MACH_MT7623
|
|
select PINCTRL_MTK_MOORE
|
|
|
|
config PINCTRL_MT7629
|
|
bool "MediaTek MT7629 pin control"
|
|
depends on MACH_MT7629 || COMPILE_TEST
|
|
depends on OF
|
|
default MACH_MT7629
|
|
select PINCTRL_MTK_MOORE
|
|
|
|
config PINCTRL_MT8135
|
|
bool "MediaTek MT8135 pin control"
|
|
depends on MACH_MT8135 || COMPILE_TEST
|
|
depends on OF
|
|
default MACH_MT8135
|
|
select PINCTRL_MTK
|
|
|
|
config PINCTRL_MT8127
|
|
bool "MediaTek MT8127 pin control"
|
|
depends on MACH_MT8127 || COMPILE_TEST
|
|
depends on OF
|
|
default MACH_MT8127
|
|
select PINCTRL_MTK
|
|
|
|
# For ARMv8 SoCs
|
|
config PINCTRL_MT2712
|
|
bool "MediaTek MT2712 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK
|
|
|
|
config PINCTRL_MT6765
|
|
tristate "MediaTek MT6765 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
|
|
config PINCTRL_MT6779
|
|
tristate "MediaTek MT6779 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
help
|
|
Say yes here to support pin controller and gpio driver
|
|
on MediaTek MT6779 SoC.
|
|
In MTK platform, we support virtual gpio and use it to
|
|
map specific eint which doesn't have real gpio pin.
|
|
|
|
config PINCTRL_MT6795
|
|
bool "MediaTek MT6795 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
|
|
config PINCTRL_MT6797
|
|
bool "MediaTek MT6797 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
|
|
config PINCTRL_MT7622
|
|
bool "MediaTek MT7622 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_MOORE
|
|
|
|
config PINCTRL_MT7981
|
|
bool "MediaTek MT7981 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_MOORE
|
|
|
|
config PINCTRL_MT7986
|
|
bool "MediaTek MT7986 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_MOORE
|
|
|
|
config PINCTRL_MT8167
|
|
bool "MediaTek MT8167 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK
|
|
|
|
config PINCTRL_MT8173
|
|
bool "MediaTek MT8173 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK
|
|
|
|
config PINCTRL_MT8183
|
|
bool "MediaTek MT8183 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
|
|
config PINCTRL_MT8186
|
|
bool "MediaTek MT8186 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
|
|
config PINCTRL_MT8188
|
|
bool "MediaTek MT8188 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
help
|
|
Say yes here to support pin controller and gpio driver
|
|
on MediaTek MT8188 SoC.
|
|
In MTK platform, we support virtual gpio and use it to
|
|
map specific eint which doesn't have real gpio pin.
|
|
|
|
config PINCTRL_MT8192
|
|
bool "MediaTek MT8192 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
|
|
config PINCTRL_MT8195
|
|
bool "MediaTek MT8195 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK_PARIS
|
|
|
|
config PINCTRL_MT8365
|
|
bool "MediaTek MT8365 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK
|
|
|
|
config PINCTRL_MT8516
|
|
bool "MediaTek MT8516 pin control"
|
|
depends on OF
|
|
depends on ARM64 || COMPILE_TEST
|
|
default ARM64 && ARCH_MEDIATEK
|
|
select PINCTRL_MTK
|
|
|
|
# For PMIC
|
|
config PINCTRL_MT6397
|
|
bool "MediaTek MT6397 pin control"
|
|
depends on MFD_MT6397 || COMPILE_TEST
|
|
depends on OF
|
|
default MFD_MT6397
|
|
select PINCTRL_MTK
|
|
|
|
endmenu
|