mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-21 08:19:28 +00:00
e1ff91f9d2
The External Interrupt Controller (EINTC) on all of the supported MediaTek SoCs does support input debouncing, but not all of them index the debounce time values (DBNC_SETTING registers) the same way. Before this change, in some cases, as an example, requesting a debounce time of 16 milliseconds would mistakenly set the relative DBNC_SETTING register to 0x2, resulting in a way shorter debounce time of 500uS. To fix the aforementioned issue, define three different debounce_time arrays, reflecting the correct register index for each value and for each register index variant, and make sure that each SoC pinctrl driver uses the right one. Signed-off-by: AngeloGioacchino Del Regno <angelogioacchino.delregno@collabora.com> Link: https://lore.kernel.org/r/20221111094106.18486-1-angelogioacchino.delregno@collabora.com Signed-off-by: Linus Walleij <linus.walleij@linaro.org>
112 lines
2.5 KiB
C
112 lines
2.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/*
|
|
* Copyright (C) 2014-2018 MediaTek Inc.
|
|
*
|
|
* Author: Maoguang Meng <maoguang.meng@mediatek.com>
|
|
* Sean Wang <sean.wang@mediatek.com>
|
|
*
|
|
*/
|
|
#ifndef __MTK_EINT_H
|
|
#define __MTK_EINT_H
|
|
|
|
#include <linux/irqdomain.h>
|
|
|
|
struct mtk_eint_regs {
|
|
unsigned int stat;
|
|
unsigned int ack;
|
|
unsigned int mask;
|
|
unsigned int mask_set;
|
|
unsigned int mask_clr;
|
|
unsigned int sens;
|
|
unsigned int sens_set;
|
|
unsigned int sens_clr;
|
|
unsigned int soft;
|
|
unsigned int soft_set;
|
|
unsigned int soft_clr;
|
|
unsigned int pol;
|
|
unsigned int pol_set;
|
|
unsigned int pol_clr;
|
|
unsigned int dom_en;
|
|
unsigned int dbnc_ctrl;
|
|
unsigned int dbnc_set;
|
|
unsigned int dbnc_clr;
|
|
};
|
|
|
|
struct mtk_eint_hw {
|
|
u8 port_mask;
|
|
u8 ports;
|
|
unsigned int ap_num;
|
|
unsigned int db_cnt;
|
|
const unsigned int *db_time;
|
|
};
|
|
|
|
extern const unsigned int debounce_time_mt2701[];
|
|
extern const unsigned int debounce_time_mt6765[];
|
|
extern const unsigned int debounce_time_mt6795[];
|
|
|
|
struct mtk_eint;
|
|
|
|
struct mtk_eint_xt {
|
|
int (*get_gpio_n)(void *data, unsigned long eint_n,
|
|
unsigned int *gpio_n,
|
|
struct gpio_chip **gpio_chip);
|
|
int (*get_gpio_state)(void *data, unsigned long eint_n);
|
|
int (*set_gpio_as_eint)(void *data, unsigned long eint_n);
|
|
};
|
|
|
|
struct mtk_eint {
|
|
struct device *dev;
|
|
void __iomem *base;
|
|
struct irq_domain *domain;
|
|
int irq;
|
|
|
|
int *dual_edge;
|
|
u32 *wake_mask;
|
|
u32 *cur_mask;
|
|
|
|
/* Used to fit into various EINT device */
|
|
const struct mtk_eint_hw *hw;
|
|
const struct mtk_eint_regs *regs;
|
|
u16 num_db_time;
|
|
|
|
/* Used to fit into various pinctrl device */
|
|
void *pctl;
|
|
const struct mtk_eint_xt *gpio_xlate;
|
|
};
|
|
|
|
#if IS_ENABLED(CONFIG_EINT_MTK)
|
|
int mtk_eint_do_init(struct mtk_eint *eint);
|
|
int mtk_eint_do_suspend(struct mtk_eint *eint);
|
|
int mtk_eint_do_resume(struct mtk_eint *eint);
|
|
int mtk_eint_set_debounce(struct mtk_eint *eint, unsigned long eint_n,
|
|
unsigned int debounce);
|
|
int mtk_eint_find_irq(struct mtk_eint *eint, unsigned long eint_n);
|
|
|
|
#else
|
|
static inline int mtk_eint_do_init(struct mtk_eint *eint)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static inline int mtk_eint_do_suspend(struct mtk_eint *eint)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static inline int mtk_eint_do_resume(struct mtk_eint *eint)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static inline int mtk_eint_set_debounce(struct mtk_eint *eint, unsigned long eint_n,
|
|
unsigned int debounce)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
|
|
static inline int mtk_eint_find_irq(struct mtk_eint *eint, unsigned long eint_n)
|
|
{
|
|
return -EOPNOTSUPP;
|
|
}
|
|
#endif
|
|
#endif /* __MTK_EINT_H */
|