mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-28 03:40:04 +00:00
91f3bf0d53
Register CPU clock as being the master clock prescaler. This would be used by DVFS. The block schema of SAMA7G5's PMC contains also a divider between master clock prescaler and CPU (PMC_CPU_RATIO.RATIO) but the frequencies supported by SAMA7G5 could be directly received from CPUPLL + master clock prescaler and the extra divider would do no work in case it would be enabled. Signed-off-by: Claudiu Beznea <claudiu.beznea@microchip.com> Link: https://lore.kernel.org/r/1605800597-16720-12-git-send-email-claudiu.beznea@microchip.com Signed-off-by: Stephen Boyd <sboyd@kernel.org>
52 lines
1.5 KiB
C
52 lines
1.5 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* This header provides constants for AT91 pmc status.
|
|
*
|
|
* The constants defined in this header are being used in dts.
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_AT91_H
|
|
#define _DT_BINDINGS_CLK_AT91_H
|
|
|
|
#define PMC_TYPE_CORE 0
|
|
#define PMC_TYPE_SYSTEM 1
|
|
#define PMC_TYPE_PERIPHERAL 2
|
|
#define PMC_TYPE_GCK 3
|
|
#define PMC_TYPE_PROGRAMMABLE 4
|
|
|
|
#define PMC_SLOW 0
|
|
#define PMC_MCK 1
|
|
#define PMC_UTMI 2
|
|
#define PMC_MAIN 3
|
|
#define PMC_MCK2 4
|
|
#define PMC_I2S0_MUX 5
|
|
#define PMC_I2S1_MUX 6
|
|
#define PMC_PLLACK 7
|
|
#define PMC_PLLBCK 8
|
|
#define PMC_AUDIOPLLCK 9
|
|
|
|
/* SAMA7G5 */
|
|
#define PMC_CPUPLL (PMC_MAIN + 1)
|
|
#define PMC_SYSPLL (PMC_MAIN + 2)
|
|
#define PMC_DDRPLL (PMC_MAIN + 3)
|
|
#define PMC_IMGPLL (PMC_MAIN + 4)
|
|
#define PMC_BAUDPLL (PMC_MAIN + 5)
|
|
#define PMC_AUDIOPMCPLL (PMC_MAIN + 6)
|
|
#define PMC_AUDIOIOPLL (PMC_MAIN + 7)
|
|
#define PMC_ETHPLL (PMC_MAIN + 8)
|
|
#define PMC_CPU (PMC_MAIN + 9)
|
|
|
|
#ifndef AT91_PMC_MOSCS
|
|
#define AT91_PMC_MOSCS 0 /* MOSCS Flag */
|
|
#define AT91_PMC_LOCKA 1 /* PLLA Lock */
|
|
#define AT91_PMC_LOCKB 2 /* PLLB Lock */
|
|
#define AT91_PMC_MCKRDY 3 /* Master Clock */
|
|
#define AT91_PMC_LOCKU 6 /* UPLL Lock */
|
|
#define AT91_PMC_PCKRDY(id) (8 + (id)) /* Programmable Clock */
|
|
#define AT91_PMC_MOSCSELS 16 /* Main Oscillator Selection */
|
|
#define AT91_PMC_MOSCRCS 17 /* Main On-Chip RC */
|
|
#define AT91_PMC_CFDEV 18 /* Clock Failure Detector Event */
|
|
#define AT91_PMC_GCKRDY 24 /* Generated Clocks */
|
|
#endif
|
|
|
|
#endif
|