mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-28 03:40:04 +00:00
67d96729a9
Update the Canaan Kendryte K210 base device tree k210.dtsi to define all supported peripherals of the SoC, their clocks and reset lines. The device tree file k210.dts is renamed to k210_generic.dts and becomes the default value selection of the configuration option SOC_CANAAN_K210_DTB_BUILTIN_SOURCE. No device beside the serial console is defined by this device tree. This makes this generic device tree suitable for use with a builtin initramfs with all known K210 based boards. These changes result in the K210_CLK_ACLK clock ID to be unused and removed from the dt-bindings k210-clk.h header file. Most updates to the k210.dtsi file come from Sean Anderson's work on U-Boot support for the K210. Cc: Rob Herring <robh@kernel.org> Cc: devicetree@vger.kernel.org Signed-off-by: Damien Le Moal <damien.lemoal@wdc.com> Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Palmer Dabbelt <palmerdabbelt@google.com>
53 lines
1.3 KiB
C
53 lines
1.3 KiB
C
/* SPDX-License-Identifier: GPL-2.0-or-later */
|
|
/*
|
|
* Copyright (C) 2019-20 Sean Anderson <seanga2@gmail.com>
|
|
* Copyright (c) 2020 Western Digital Corporation or its affiliates.
|
|
*/
|
|
#ifndef CLOCK_K210_CLK_H
|
|
#define CLOCK_K210_CLK_H
|
|
|
|
/*
|
|
* Kendryte K210 SoC clock identifiers (arbitrary values).
|
|
*/
|
|
#define K210_CLK_CPU 0
|
|
#define K210_CLK_SRAM0 1
|
|
#define K210_CLK_SRAM1 2
|
|
#define K210_CLK_AI 3
|
|
#define K210_CLK_DMA 4
|
|
#define K210_CLK_FFT 5
|
|
#define K210_CLK_ROM 6
|
|
#define K210_CLK_DVP 7
|
|
#define K210_CLK_APB0 8
|
|
#define K210_CLK_APB1 9
|
|
#define K210_CLK_APB2 10
|
|
#define K210_CLK_I2S0 11
|
|
#define K210_CLK_I2S1 12
|
|
#define K210_CLK_I2S2 13
|
|
#define K210_CLK_I2S0_M 14
|
|
#define K210_CLK_I2S1_M 15
|
|
#define K210_CLK_I2S2_M 16
|
|
#define K210_CLK_WDT0 17
|
|
#define K210_CLK_WDT1 18
|
|
#define K210_CLK_SPI0 19
|
|
#define K210_CLK_SPI1 20
|
|
#define K210_CLK_SPI2 21
|
|
#define K210_CLK_I2C0 22
|
|
#define K210_CLK_I2C1 23
|
|
#define K210_CLK_I2C2 24
|
|
#define K210_CLK_SPI3 25
|
|
#define K210_CLK_TIMER0 26
|
|
#define K210_CLK_TIMER1 27
|
|
#define K210_CLK_TIMER2 28
|
|
#define K210_CLK_GPIO 29
|
|
#define K210_CLK_UART1 30
|
|
#define K210_CLK_UART2 31
|
|
#define K210_CLK_UART3 32
|
|
#define K210_CLK_FPIOA 33
|
|
#define K210_CLK_SHA 34
|
|
#define K210_CLK_AES 35
|
|
#define K210_CLK_OTP 36
|
|
#define K210_CLK_RTC 37
|
|
|
|
#define K210_NUM_CLKS 38
|
|
|
|
#endif /* CLOCK_K210_CLK_H */
|