mirror of
https://git.kernel.org/pub/scm/linux/kernel/git/stable/linux.git
synced 2024-08-28 03:40:04 +00:00
c3859c1436
Document the variant of the memory controller and external memory controllers found on Tegra234 and add some memory client and SMMU stream ID definitions for use in device tree files. Reviewed-by: Rob Herring <robh@kernel.org> Signed-off-by: Thierry Reding <treding@nvidia.com> Reviewed-by: Krzysztof Kozlowski <krzysztof.kozlowski@canonical.com> Signed-off-by: Thierry Reding <treding@nvidia.com>
34 lines
1.2 KiB
C
34 lines
1.2 KiB
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/* Copyright (c) 2018-2019, NVIDIA CORPORATION. All rights reserved. */
|
|
|
|
#ifndef DT_BINDINGS_CLOCK_TEGRA234_CLOCK_H
|
|
#define DT_BINDINGS_CLOCK_TEGRA234_CLOCK_H
|
|
|
|
/**
|
|
* @file
|
|
* @defgroup bpmp_clock_ids Clock ID's
|
|
* @{
|
|
*/
|
|
/**
|
|
* @brief controls the EMC clock frequency.
|
|
* @details Doing a clk_set_rate on this clock will select the
|
|
* appropriate clock source, program the source rate and execute a
|
|
* specific sequence to switch to the new clock source for both memory
|
|
* controllers. This can be used to control the balance between memory
|
|
* throughput and memory controller power.
|
|
*/
|
|
#define TEGRA234_CLK_EMC 31U
|
|
/** @brief output of gate CLK_ENB_FUSE */
|
|
#define TEGRA234_CLK_FUSE 40U
|
|
/** @brief output of mux controlled by CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC4 */
|
|
#define TEGRA234_CLK_SDMMC4 123U
|
|
/** @brief output of mux controlled by CLK_RST_CONTROLLER_CLK_SOURCE_UARTA */
|
|
#define TEGRA234_CLK_UARTA 155U
|
|
/** @brief CLK_RST_CONTROLLER_CLK_SOURCE_SDMMC_LEGACY_TM switch divider output */
|
|
#define TEGRA234_CLK_SDMMC_LEGACY_TM 219U
|
|
/** @brief PLL controlled by CLK_RST_CONTROLLER_PLLC4_BASE */
|
|
#define TEGRA234_CLK_PLLC4 237U
|
|
/** @brief 32K input clock provided by PMIC */
|
|
#define TEGRA234_CLK_CLK_32K 289U
|
|
|
|
#endif
|